

Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 7.5 ns  |
| Voltage Supply - Internal       | 2.3V ~ 2.7V   |
| Number of Logic Elements/Blocks | 8   |
| Number of Macrocells            | 256   |
| Number of Gates                 | -   |
| Number of I/O                   | 141   |
| Operating Temperature           | -40°C ~ 105°C (TJ)  |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 256-BGA   |
| Supplier Device Package         | 256-FPBGA (17x17)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5256mb-75f256i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5256mb-75f256i</a> |




| Product Line         | Ordering Part Number | Product Status     | Reference PCN             |
|----------------------|----------------------|--------------------|---------------------------|
| LC5512MC<br>(Cont'd) | LC5512MC-45F484C     | Discontinued       | <a href="#">PCN#09-10</a> |
|                      | LC5512MC-45FN484C    |                    |                           |
|                      | LC5512MC-75F484C     |                    |                           |
|                      | LC5512MC-75FN484C    |                    |                           |
|                      | LC5512MC-75F484I     |                    |                           |
|                      | LC5512MC-75FN484I    |                    |                           |
| LC5768MV             | LC5768MV-5F256C      | Active / Orderable |                           |
|                      | LC5768MV-5FN256C     |                    |                           |
|                      | LC5768MV-75F256C     |                    |                           |
|                      | LC5768MV-75FN256C    |                    |                           |
|                      | LC5768MV-75F256I     |                    |                           |
|                      | LC5768MV-75FN256I    |                    |                           |
|                      | LC5768MV-5F484C      |                    |                           |
|                      | LC5768MV-5FN484C     |                    |                           |
|                      | LC5768MV-75F484C     |                    |                           |
|                      | LC5768MV-75FN484C    |                    |                           |
|                      | LC5768MV-75F484I     |                    |                           |
|                      | LC5768MV-75FN484I    |                    |                           |
|                      | LC5768MB             |                    |                           |
| LC5768MB-5FN256C     |                      |                    |                           |
| LC5768MB-75F256C     |                      |                    |                           |
| LC5768MB-75FN256C    |                      |                    |                           |
| LC5768MB-75F256I     |                      |                    |                           |
| LC5768MB-75FN256I    |                      |                    |                           |
| LC5768MB-5F484C      |                      |                    |                           |
| LC5768MB-5FN484C     |                      |                    |                           |
| LC5768MB-75F484C     |                      |                    |                           |
| LC5768MB-75FN484C    |                      |                    |                           |
| LC5768MB-75F484I     |                      |                    |                           |
| LC5768MB-75FN484I    |                      |                    |                           |
| LC5768MC             |                      | LC5768MC-5F256C    | Discontinued              |
|                      | LC5768MC-5FN256C     |                    |                           |
|                      | LC5768MC-75F256C     |                    |                           |
|                      | LC5768MC-75FN256C    |                    |                           |
|                      | LC5768MC-75F256I     |                    |                           |
|                      | LC5768MC-75FN256I    |                    |                           |
|                      | LC5768MC-5F484C      |                    |                           |
|                      | LC5768MC-5FN484C     |                    |                           |
|                      | LC5768MC-75F484C     |                    |                           |
|                      | LC5768MC-75FN484C    |                    |                           |
|                      | LC5768MC-75F484I     |                    |                           |
|                      | LC5768MC-75FN484I    |                    |                           |

**Macrocell**

The 32 registered macrocells in the MFB are driven by the 32 outputs from the PTSA or the PTSA bypass. Each macrocell contains a programmable XOR gate, a programmable register/latch flip-flop and the necessary clocks and control logic to allow combinatorial or registered operation. All macrocells have an output that feeds the GRP. Selected macrocells have an additional output that feeds the OSA and hence I/Os. This dual or concurrent output capability from the macrocell gives efficient use of the hardware resources. One output can be a registered function for example, while the other output can be an unrelated combinatorial function. A direct register input from the I/O cell facilitates efficient use of the macrocell to construct high-speed input registers. Macrocell registers can be clocked from one of several global or product term clocks available on the device. A global and product term clock enable is also provided, eliminating the need to gate the clock to the macrocell registers directly. Reset and preset for the macrocell register is provided from both global and product term signals. The macrocell register can be programmed to operate as a D-type register or a D-type latch. Figure 8 is a graphical representation of the macrocell.

**Figure 8. Macrocell**



**Memory Modes**

The ispXPLD 5000MX architecture allows the MFB to be configured as a variety of memory blocks as detailed in Table 4. The remainder of this section details operation of each of the memory modes. Additional information regarding the memory modes can also be found in TN1030, [Using Memory in ispXPLD 5000MX Devices](#).


**FIFO Mode**

In FIFO Mode the multi-function array is configured as a FIFO (First In First Out) buffer with built in control. The read and write clocks can be different or the same dependent on the application. Four flags show the status of the FIFO; Full, Empty, Almost Full, and Almost Empty. The thresholds for Full, Almost full and Almost empty are programmable by the user. It is possible to reset the read pointer, allowing support of frame retransmit in communications applications. If desired, the block can be used in show ahead mode allowing the early reading of the next read address.

In this mode one ports accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 12 shows the block diagram of the FIFO.

Write data, write enable, flag outputs and read enable are synchronous. The Write Data, Almost Full and Full share the same clock and clock enables. Read outputs are synchronous although these can be configured in look ahead mode. The Read Data, Empty and Almost Empty signals share the same clock and clock enables. Reset is shared by all signals. Table 8 shows the possible sources for the clock, clock enable and reset signals for the various registers.

**Figure 12. FIFO Block Diagram**



**Table 8. Register Clocks, Clock Enables, and Initialization in FIFO Mode**

| Register                                | Input        | Source  |
|---|--------------|---|
| Write Data, Write Enable                | Clock        | WCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.  |
|   | Clock Enable | WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.   |
|   | Reset        | N/A   |
| Full and Almost Full Flags              | Clock        | WCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.  |
|   | Clock Enable | WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.   |
|   | Reset        | Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired. |
| Read Data, Empty and Almost Empty Flags | Clock        | RCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.  |
|   | Clock Enable | RE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.   |
|   | Reset        | Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired. |

Figure 15. PLL Block Diagram





Figure 16. Connection of Optional PLL Inputs and Outputs



\*See pinout table for details

In order to facilitate the multiply and divide capabilities of the PLL, each PLL has dividers associated with it: M, N and K. The M divider is used to divide the clock signal, while the N divider is used to multiply the clock signal. The K divider is only used when a secondary clock output is needed. This divider divides the primary clock output and feeds to a separate global clock net. The V divider is used to provide lower frequency output clocks, while maintaining a stable, high frequency output from the PLL's VCO circuit. The PLL also has a delay feature that allows the output clock to be advanced or delayed to improve set-up and clock-to-out times for better performance. For more information on the PLL, please refer to TN1003, [sysCLOCK PLL Usage Guide for ispXPGA, ispGDX2, ispXPLD and ispMACH 5000VG Devices](#).

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

|   | ispXPLD 5000MC<br>1.8V | ispXPLD 5000MB/V<br>2.5V/3.3V |
|---|------------------------|-------------------------------|
| Supply Voltage ( $V_{CC}$ )                       | -0.5 to 2.5V           | -0.5 to 5.5V                  |
| PLL Supply Voltage ( $V_{CCP}$ )                  | -0.5 to 2.5V           | -0.5 to 5.5V                  |
| Output Supply Voltage ( $V_{CCO}$ )               | -0.5 to 4.5V           | -0.5 to 4.5V                  |
| IEEE 1149.1 TAP Supply Voltage ( $V_{CCJ}$ )      | -0.5 to 4.5V           | -0.5 to 4.5V                  |
| Input Voltage Applied <sup>4, 5</sup>             | -0.5 to 5.5V           | -0.5 to 5.5V                  |
| Storage Temperature                               | -65 to 150°C           | -65 to 150°C                  |
| Junction Temperature ( $T_J$ ) with Power Applied | -55 to 150°C           | -55 to 150°C                  |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied (while programming, following the programming specifications).
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Overshoot and Undershoot of -2V to ( $V_{IHMAX} + 2$ ) volts not to exceed 6V is permitted for a duration of <20ns.
5. A maximum of 64 I/Os per device with  $V_{IN} > 3.6V$  is allowed.

### Recommended Operating Conditions

| Symbol    | Parameter  | Min. | Max. | Units |
|-----------|--|------|------|-------|
| $V_{CC}$  | Supply Voltage for 1.8V Devices (ispXPLD 5000MC) | 1.65 | 1.95 | V     |
|           | Supply Voltage for 2.5V Devices (ispXPLD 5000MB) | 2.3  | 2.7  | V     |
|           | Supply Voltage for 3.3V Devices (ispXPLD 5000MV) | 3    | 3.6  | V     |
| $V_{CCP}$ | PLL Block Supply Voltage for PLL 1.8V Devices    | 1.65 | 1.95 | V     |
|           | PLL Block Supply Voltage for PLL 2.5V Devices    | 2.3  | 2.7  | V     |
|           | PLL Block Supply Voltage for PLL 3.3V Devices    | 3    | 3.6  | V     |
| $T_J$     | Junction Temperature (Commercial Operation)      | 0    | 90   | C     |
|           | Junction Temperature (Industrial Operation)      | -40  | 105  | C     |

### E<sup>2</sup>CMOS Erase Reprogram Specifications

| Parameter                          | Min.  | Max. | Units  |
|------------------------------------|-------|------|--------|
| Erase/Reprogram Cycle <sup>1</sup> | 1,000 | —    | Cycles |

1. Valid over commercial temperature range.

### Hot Socketing Characteristics<sup>1, 2, 3, 4</sup>

| Symbol   | Parameter                    | Condition           | Min. | Typ.  | Max.   | Units |
|----------|------------------------------|---------------------|------|-------|--------|-------|
| $I_{DK}$ | Input or I/O Leakage Current | 0 ≤ $V_{IN}$ ≤ 3.0V | —    | +/-50 | +/-800 | μA    |

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCO}$  when  $V_{CCO}$  ≤ 1.0V. For  $V_{CCO} > 1.0V$ ,  $V_{CC}$  min must be present. However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCO}$ , provided  $(V_{IN} - V_{CCO})$  ≤ 3.6V.
2. 0 ≤  $V_{CC}$  ≤  $V_{CC}$  (MAX), 0 ≤  $V_{CCO}$  ≤  $V_{CCO}$  (MAX)
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ . Device defaults to pull-up until non-volatile cells are active.
4. LVTTTL, LVCMOS only.

Supply Current

| Symbol                         | Parameter                                    | Condition                                     | Min. | Typ. <sup>3</sup> | Max. | Units |
|--------------------------------|--|---|------|-------------------|------|-------|
| <b>ispXPLD 5256</b>            |  |   |      |                   |      |       |
| I <sub>CC</sub> <sup>1,2</sup> | Operating Power Supply Current               | V <sub>CC</sub> = 3.3V, f = 1.0MHz            | —    | 26                | —    | mA    |
|                                |  | V <sub>CC</sub> = 2.5V, f = 1.0MHz            | —    | 26                | —    | mA    |
|                                |  | V <sub>CC</sub> = 1.8V, f = 1.0MHz            | —    | 16                | —    | mA    |
| I <sub>CCO</sub>               | Standby Power Supply Current (per I/O Bank)  | V <sub>CCO</sub> = 3.3V, f = 1.0MHz, unloaded | —    | 4                 | —    | mA    |
|                                |  | V <sub>CCO</sub> = 2.5V, f = 1.0MHz, unloaded | —    | 4                 | —    | mA    |
|                                |  | V <sub>CCO</sub> = 1.8V, f = 1.0MHz, unloaded | —    | 3                 | —    | mA    |
| I <sub>CCP</sub>               | PLL Power Supply Current (per PLL Bank)      | V <sub>CCP</sub> = 3.3V, f = 10MHz            | —    | 11                | —    | mA    |
|                                |  | V <sub>CCP</sub> = 2.5V, f = 10MHz            | —    | 11                | —    | mA    |
|                                |  | V <sub>CCP</sub> = 1.8V, f = 10MHz            | —    | 3                 | —    | mA    |
| I <sub>CCJ</sub>               | Standby IEEE 1149.1 TAP Power Supply Current | V <sub>CCJ</sub> = 3.3V                       | —    | 1                 | —    | mA    |
|                                |  | V <sub>CCJ</sub> = 2.5V                       | —    | 1                 | —    | mA    |
|                                |  | V <sub>CCJ</sub> = 1.8V                       | —    | 1                 | —    | mA    |
| <b>ispXPLD 5512</b>            |  |   |      |                   |      |       |
| I <sub>CC</sub> <sup>1,2</sup> | Operating Power Supply Current               | V <sub>CC</sub> = 3.3V, f = 1.0MHz            | —    | 33                | —    | mA    |
|                                |  | V <sub>CC</sub> = 2.5V, f = 1.0MHz            | —    | 33                | —    | mA    |
|                                |  | V <sub>CC</sub> = 1.8V, f = 1.0MHz            | —    | 22                | —    | mA    |
| I <sub>CCO</sub>               | Standby Power Supply Current (per I/O Bank)  | V <sub>CCO</sub> = 3.3V, f = 1.0MHz, unloaded | —    | 4                 | —    | mA    |
|                                |  | V <sub>CCO</sub> = 2.5V, f = 1.0MHz, unloaded | —    | 4                 | —    | mA    |
|                                |  | V <sub>CCO</sub> = 1.8V, f = 1.0MHz, unloaded | —    | 3                 | —    | mA    |
| I <sub>CCP</sub>               | PLL Power Supply Current (per PLL Bank)      | V <sub>CCP</sub> = 3.3V, f = 10MHz            | —    | 11                | —    | mA    |
|                                |  | V <sub>CCP</sub> = 2.5V, f = 10MHz            | —    | 11                | —    | mA    |
|                                |  | V <sub>CCP</sub> = 1.8V, f = 10MHz            | —    | 3                 | —    | mA    |
| I <sub>CCJ</sub>               | Standby IEEE 1149.1 TAP Power Supply Current | V <sub>CCJ</sub> = 3.3V                       | —    | 1                 | —    | mA    |
|                                |  | V <sub>CCJ</sub> = 2.5V                       | —    | 1                 | —    | mA    |
|                                |  | V <sub>CCJ</sub> = 1.8V                       | —    | 1                 | —    | mA    |
| <b>ispXPLD 5768</b>            |  |   |      |                   |      |       |
| I <sub>CC</sub> <sup>1,2</sup> | Operating Power Supply Current               | V <sub>CC</sub> = 3.3V, f = 1.0MHz            | —    | 40                | —    | mA    |
|                                |  | V <sub>CC</sub> = 2.5V, f = 1.0MHz            | —    | 40                | —    | mA    |
|                                |  | V <sub>CC</sub> = 1.8V, f = 1.0MHz            | —    | 30                | —    | mA    |
| I <sub>CCO</sub>               | Standby Power Supply Current (per I/O Bank)  | V <sub>CCO</sub> = 3.3V, f = 1.0MHz, unloaded | —    | 4                 | —    | mA    |
|                                |  | V <sub>CCO</sub> = 2.5V, f = 1.0MHz, unloaded | —    | 4                 | —    | mA    |
|                                |  | V <sub>CCO</sub> = 1.8V, f = 1.0MHz, unloaded | —    | 3                 | —    | mA    |
| I <sub>CCP</sub>               | PLL Power Supply Current (per PLL Bank)      | V <sub>CCP</sub> = 3.3V, f = 10MHz            | —    | 11                | —    | mA    |
|                                |  | V <sub>CCP</sub> = 2.5V, f = 10MHz            | —    | 11                | —    | mA    |
|                                |  | V <sub>CCP</sub> = 1.8V, f = 10MHz            | —    | 3                 | —    | mA    |
| I <sub>CCJ</sub>               | Standby IEEE 1149.1 TAP Power Supply Current | V <sub>CCJ</sub> = 3.3V                       | —    | 1                 | —    | mA    |
|                                |  | V <sub>CCJ</sub> = 2.5V                       | —    | 1                 | —    | mA    |
|                                |  | V <sub>CCJ</sub> = 1.8V                       | —    | 1                 | —    | mA    |

**sysIO Recommended Operating Conditions**

| Standard                 | V <sub>CCO</sub> (V) <sup>2</sup> |         |      | V <sub>REF</sub> (V) |      |       |
|--------------------------|-----------------------------------|---------|------|----------------------|------|-------|
|                          | Min.                              | Typ.    | Max. | Min.                 | Typ. | Max.  |
| LVC MOS 3.3              | 3.0                               | 3.3     | 3.6  | —                    | —    | —     |
| LVC MOS 2.5              | 2.3                               | 2.5     | 2.7  | —                    | —    | —     |
| LVC MOS 1.8 <sup>1</sup> | 1.65                              | 1.8     | 1.95 | —                    | —    | —     |
| LV TTL                   | 3.0                               | 3.3     | 3.6  | —                    | —    | —     |
| PCI 3.3                  | 3.0                               | 3.3     | 3.6  | —                    | —    | —     |
| AGP-1X                   | 3.15                              | 3.3     | 3.45 | —                    | —    | —     |
| SSTL 2                   | 2.3                               | 2.5     | 2.7  | 1.15                 | 1.25 | 1.35  |
| SSTL 3                   | 3.0                               | 3.3     | 3.6  | 1.3                  | 1.5  | 1.7   |
| CTT 3.3                  | 3.0                               | 3.3     | 3.6  | 1.35                 | 1.5  | 1.65  |
| CTT 2.5                  | 2.3                               | 2.5     | 2.7  | 1.35                 | 1.5  | 1.65  |
| HSTL Class I             | 1.4                               | 1.5     | 1.6  | 0.68                 | 0.75 | 0.9   |
| HSTL Class III           | 1.4                               | 1.5     | 1.6  | —                    | 0.9  | —     |
| HSTL Class IV            | 1.4                               | 1.5     | 1.6  | —                    | 0.9  | —     |
| GTL+                     | 1.4                               | —       | 3.6  | 0.882                | 1.0  | 1.122 |
| LVDS                     | 2.3                               | 2.5/3.3 | 3.6  | —                    | —    | —     |

1. Design tools default setting.
2. Inputs are independent of V<sub>CCO</sub> setting. However, V<sub>CCO</sub> must be set within the valid operating range for one of the supported standards.

SELECTED DEVELOPMENT DISCONTINUED

## ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter                             | Description                                      | Base Parameter   | -4                             |      | -45   |      | -5    |      | -52   |      | -75   |      | Units |
|---------------------------------------|--|--|--------------------------------|------|-------|------|-------|------|-------|------|-------|------|-------|
|                                       |  |  | Min.                           | Max. | Min.  | Max. | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |
| t <sub>CASC</sub>                     | Additional Delay for PT Cascading between MFBs   | —  | —                              | 0.71 | —     | 0.80 | —     | 0.89 | —     | 0.92 | —     | 1.33 | ns    |
| t <sub>CICOMFB</sub>                  | Carry Chain Delay, MFB to MFB                    | —  | —                              | 0.35 | —     | 0.39 | —     | 0.44 | —     | 0.46 | —     | 0.66 | ns    |
| t <sub>CICOMC</sub>                   | Carry Chain Delay, Macro-Cell to Macro-Cell      | —  | —                              | 0.10 | —     | 0.11 | —     | 0.13 | —     | 0.13 | —     | 0.19 | ns    |
| t <sub>FLAG</sub>                     | Routing Delay for Extended Function Flags        | —  | —                              | 2.62 | —     | 2.94 | —     | 3.27 | —     | 3.40 | —     | 4.91 | ns    |
| t <sub>FLAGEXP</sub>                  | Additional Flag Delay when Expanding Data Widths | t <sub>FLAGFULL</sub> ,<br>t <sub>FLAGAFULL</sub> ,<br>t <sub>FLAGEMPTY</sub> ,<br>t <sub>FLAGAEMPTY</sub> | —                              | 2.57 | —     | 2.89 | —     | 3.21 | —     | 3.34 | —     | 4.82 | ns    |
| t <sub>SUM</sub>                      | Counter Sum Delay                                | t <sub>PTSA</sub>  | —                              | 0.80 | —     | 0.90 | —     | 1.00 | —     | 1.04 | —     | 1.50 | ns    |
| <b>Optional Adjusters</b>             |  |  |                                |      |       |      |       |      |       |      |       |      |       |
| t <sub>BLA</sub>                      | Block Loading Adder                              | t <sub>ROUTE</sub>   | —                              | 0.04 | —     | 0.04 | —     | 0.05 | —     | 0.05 | —     | 0.07 | ns    |
| t <sub>EXP</sub>                      | PT Expander Adder                                | t <sub>ROUTE</sub>   | —                              | 0.53 | —     | 0.60 | —     | 0.66 | —     | 0.69 | —     | 0.99 | ns    |
| t <sub>INDIO</sub>                    | Additional Delay for the Input Register          | t <sub>INREG</sub>   | —                              | 0.50 | —     | 0.56 | —     | 0.63 | —     | 0.65 | —     | 0.94 | ns    |
| t <sub>PLL_SEC_DELAY</sub>            | Secondary PLL Output Delay                       | t <sub>PLL_DELAY</sub>   | —                              | 0.91 | —     | 0.91 | —     | 0.91 | —     | 0.91 | —     | 0.91 | ns    |
| t <sub>INEXP</sub>                    | MFB Input Extender                               | t <sub>ROUTE</sub>   | —                              | 0.62 | —     | 0.70 | —     | 0.78 | —     | 0.81 | —     | 1.16 | ns    |
| <b>Input and Output Buffer Delays</b> |  |  |                                |      |       |      |       |      |       |      |       |      |       |
| t <sub>IOI</sub>                      | Input Buffer Selection Adder                     | t <sub>GCLK_IN</sub> , t <sub>IN</sub> ,<br>t <sub>GOE</sub> , t <sub>RST</sub>                            | Refer to sysIO Adjuster Tables |      |       |      |       |      |       |      |       |      | ns    |
| t <sub>IOO</sub>                      | Output Buffer Selection Adder                    | t <sub>BUF</sub>   | Refer to sysIO Adjuster Tables |      |       |      |       |      |       |      |       |      | ns    |
| <b>FIFO</b>                           |  |  |                                |      |       |      |       |      |       |      |       |      |       |
| t <sub>FIFOWCLKS</sub>                | Write Data Setup before Write Clock Time         | —  | -0.27                          | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>FIFOWCLKH</sub>                | Write Data Hold after Write Clock Time           | —  | -0.01                          | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>FIFOCLKSKEW</sub>              | Opposite Clock Cycle Delay                       | —  | —                              | 1.40 | —     | 1.40 | —     | 1.76 | —     | 1.76 | —     | 1.83 | ns    |
| t <sub>FIFOFULL</sub>                 | Write Clock to Full Flag Delay                   | —  | —                              | 3.08 | —     | 3.08 | —     | 3.85 | —     | 3.85 | —     | 4.00 | ns    |
| t <sub>FIFOAFULL</sub>                | Write Clock to Almost Full Flag Delay            | —  | —                              | 3.08 | —     | 3.08 | —     | 3.86 | —     | 3.86 | —     | 4.01 | ns    |
| t <sub>FIFOEMPTY</sub>                | Read Clock to Empty Flag Delay                   | —  | —                              | 3.08 | —     | 3.08 | —     | 3.86 | —     | 3.86 | —     | 4.01 | ns    |
| t <sub>FIFOAEMPTY</sub>               | Read Clock to Almost Empty Flag Delay            | —  | —                              | 3.08 | —     | 3.08 | —     | 3.86 | —     | 3.86 | —     | 4.01 | ns    |

## ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter                | Description                                | Base Parameter | -4    |      | -45   |      | -5    |      | -52   |      | -75   |      | Units |
|--------------------------|--|----------------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|
|                          |  |                | Min.  | Max. |       |
| t <sub>FIFOWES</sub>     | Write-Enable setup before Write Clock      | —              | 2.33  | —    | 2.33  | —    | 2.91  | —    | 2.91  | —    | 3.03  | —    | ns    |
| t <sub>FIFOWEH</sub>     | Write-Enable hold after Write Clock        | —              | -2.95 | —    | -2.95 | —    | -2.36 | —    | -2.36 | —    | -2.27 | —    | ns    |
| t <sub>FIFORES</sub>     | Read-Enable setup before Read Clock        | —              | 2.69  | —    | 2.35  | —    | 2.79  | —    | 2.38  | —    | 4.14  | —    | ns    |
| t <sub>FIFOREH</sub>     | Read-Enable hold after Read Clock          | —              | -3.17 | —    | -3.17 | —    | -2.53 | —    | -2.53 | —    | -2.44 | —    | ns    |
| t <sub>FIFORSTO</sub>    | Reset to Output Delay                      | —              | —     | 3.30 | —     | 3.30 | —     | 4.13 | —     | 4.13 | —     | 4.29 | ns    |
| t <sub>FIFORSTR</sub>    | Reset Recovery Time                        | —              | 1.20  | —    | 1.20  | —    | 1.50  | —    | 1.50  | —    | 1.56  | —    | ns    |
| t <sub>FIFORSTPW</sub>   | Reset Pulse Width                          | —              | 0.14  | —    | 0.14  | —    | 0.18  | —    | 0.18  | —    | 0.19  | —    | ns    |
| t <sub>FIFORCLKO</sub>   | Read Clock to FIFO Out Delay               | —              | —     | 3.73 | —     | 3.73 | —     | 4.66 | —     | 4.66 | —     | 4.84 | ns    |
| <b>CAM – Update Mode</b> |  |                |       |      |       |      |       |      |       |      |       |      |       |
| t <sub>CAMMSS</sub>      | Memory Select Setup before CLK             | —              | 1.40  | —    | 0.70  | —    | 1.50  | —    | 1.40  | —    | 1.44  | —    | ns    |
| t <sub>CAMMSH</sub>      | Memory Select Hold after CLK               | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMENMSKS</sub>   | Enable Mask Register Setup Time before CLK | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMENMSKH</sub>   | Enable Mask Register Setup Time after CLK  | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMADDS</sub>     | Address Setup Time before Clock            | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMADDH</sub>     | Address Hold Time after Clock              | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMDATAS</sub>    | Data Setup Time before Clock               | —              | -0.41 | —    | -0.41 | —    | -0.33 | —    | -0.33 | —    | -0.31 | —    | ns    |
| t <sub>CAMDATAH</sub>    | Data Hold Time after Clock                 | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMDACS</sub>     | “Don’t Care” Setup Time before Clock       | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMDACH</sub>     | “Don’t Care” Hold Time after Clock         | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMRWS</sub>      | R/W Setup Time before Clock                | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMRWH</sub>      | R/W Enable Hold Time after Clock           | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMCES</sub>      | Clock Enable Setup Time before Clock       | —              | 1.55  | —    | 1.55  | —    | 1.94  | —    | 1.94  | —    | 2.02  | —    | ns    |
| t <sub>CAMCEH</sub>      | Clock Enable Hold Time after Clock         | —              | -2.95 | —    | -2.95 | —    | -2.36 | —    | -2.36 | —    | -2.27 | —    | ns    |

## ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter                 | Description                                  | Base Parameter | -4    |      | -45   |      | -5    |      | -52   |      | -75   |       | Units |
|---------------------------|--|----------------|-------|------|-------|------|-------|------|-------|------|-------|-------|-------|
|                           |  |                | Min.  | Max.  |       |
| t <sub>CAMWMSKS</sub>     | Write Mask Register Setup Time before Clock  | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —     | ns    |
| t <sub>CAMWMSKH</sub>     | Write Mask Register Setup Time after Clock   | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>CAMRSTO</sub>      | Reset to CAM Output Delay                    | —              | —     | 3.30 | —     | 3.30 | —     | 4.13 | —     | 4.13 | —     | 4.29  | ns    |
| t <sub>CAMRSTR</sub>      | Reset Recovery Time                          | —              | 1.20  | —    | 1.20  | —    | 1.50  | —    | 1.50  | —    | 1.56  | —     | ns    |
| t <sub>CAMRSTPW</sub>     | Reset Pulse Width                            | —              | 0.14  | —    | 0.14  | —    | 0.18  | —    | 0.18  | —    | 0.19  | —     | ns    |
| <b>CAM – Compare Mode</b> |  |                |       |      |       |      |       |      |       |      |       |       |       |
| t <sub>CAMDATAS</sub>     | Data Setup Time before Clock                 | —              | -0.41 | —    | -0.41 | —    | -0.33 | —    | -0.33 | —    | -0.31 | —     | ns    |
| t <sub>CAMDATAH</sub>     | Data Hold Time after Clock                   | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>CAMENMSKS</sub>    | Enable Mask Register Setup Time before Clock | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —     | ns    |
| t <sub>CAMENMSKH</sub>    | Enable Mask Register Setup Time after Clock  | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>CAMCASC</sub>      | CAM Width Expansion Delay                    | —              | —     | 0.40 | —     | 0.40 | —     | 0.50 | —     | 0.50 | —     | 0.51  | ns    |
| t <sub>CAMCO</sub>        | Clock to Output (Address Out) Delay          | —              | —     | 6.19 | —     | 6.13 | —     | 6.81 | —     | 6.61 | —     | 9.63  | ns    |
| t <sub>CAMMATCH</sub>     | Clock to Match Flag Delay                    | —              | —     | 6.19 | —     | 6.13 | —     | 6.07 | —     | 6.61 | —     | 10.22 | ns    |
| t <sub>CAMMMATCH</sub>    | Clock to Multi-Match Flag Delay              | —              | —     | 5.50 | —     | 5.50 | —     | 6.38 | —     | 6.38 | —     | 7.72  | ns    |
| t <sub>CAMRSTFLAG</sub>   | CAM Reset to Flags Delay                     | —              | —     | 3.16 | —     | 3.16 | —     | 3.95 | —     | 3.95 | —     | 4.11  | ns    |
| <b>Single Port RAM</b>    |  |                |       |      |       |      |       |      |       |      |       |       |       |
| t <sub>SPADDDATA</sub>    | Address to Data Delay                        | —              | —     | 5.97 | —     | 5.97 | —     | 5.97 | —     | 5.97 | —     | 7.76  | ns    |
| t <sub>SPMSS</sub>        | Memory Select Setup Before Clock Time        | —              | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.21 | —     | ns    |
| t <sub>SPMSH</sub>        | Memory Select Hold time after Clock Time     | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>SPCES</sub>        | Clock Enable Setup before Clock Time         | —              | 2.30  | —    | 2.30  | —    | 2.30  | —    | 2.30  | —    | 9.80  | —     | ns    |
| t <sub>SPCEH</sub>        | Clock Enable Hold time after Clock Time      | —              | -2.95 | —    | -2.95 | —    | -2.95 | —    | -2.95 | —    | -2.27 | —     | ns    |
| t <sub>SPADDS</sub>       | Address Setup before Clock Time              | —              | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.21 | —     | ns    |

### Switching Test Conditions

Figure 21 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 14.

**Figure 21. Output Test Load, LVTTTL and LVCMOS Standards**



**Table 14. Test Fixture Required Components**

| Test Condition                          | R <sub>1</sub> | R <sub>2</sub> | C <sub>L</sub> | Timing Ref.                      | V <sub>CCO</sub>   |
|---|----------------|----------------|----------------|----------------------------------|--------------------|
| Default LVCMOS 1.8 I/O (L -> H, H -> L) | 106            | 106            | 35pF           | V <sub>CCO</sub> /2              | 1.8V               |
| LVCMOS I/O (L -> H, H -> L)             | —              | —              | 35pF           | LVC MOS3.3 = 1.5V                | LVC MOS3.3 = 3.0V  |
|   |                |                |                | LVC MOS2.5 = V <sub>CCO</sub> /2 | LVC MOS2.5 = 2.3V  |
|   |                |                |                | LVC MOS1.8 = V <sub>CCO</sub> /2 | LVC MOS1.8 = 1.65V |
| Default LVCMOS 1.8 I/O (Z -> H)         | —              | 106            | 35pF           | V <sub>CCO</sub> /2              | 1.65V              |
| Default LVCMOS 1.8 I/O (Z -> L)         | 106            | —              | 35pF           | V <sub>CCO</sub> /2              | 1.65V              |
| Default LVCMOS 1.8 I/O (H -> Z)         | —              | 106            | 5pF            | V <sub>OH</sub> - 0.15           | 1.65V              |
| Default LVCMOS 1.8 I/O (L -> Z)         | 106            | —              | 5pF            | V <sub>OL</sub> + 0.15           | 1.65V              |

Note: Output test conditions for all other interfaces are determined by the respective standards.

| Signals         | 208 PQFP <sup>4</sup>  | 256 fpBGA <sup>3,5</sup>   | 484 fpBGA, 5 <sup>3</sup>   | 672 fpBGA <sup>3,5</sup>  |
|-----------------|--|--|---|---|
| VCC             | 10, 49, 76, 114, 153, 180  | D4, D13, F6, F11, L6, L11, N4, N13   | A17, A6, AA2, AA21, AB17, AB6, B2, B21, D19, D4, F1, F22, G10, G11, G12, G13, K16, K7, L16, L7, M16, M7, T10, T11, T12, T13, T14, T9, U1, U22, W19, W4  | AA21, AA6, F21, F6, G20, G7, J13, J14, K13, K14, L13, L14, M13, M14, N10, N11, N12, N15, N16, N17, N18, N9, P10, P11, P12, P15, P16, P17, P18, P9, R13, R14, T13, T14, U13, U14, V13, V14, Y20, Y7  |
| VCCO0           | 5, 17, 189, 204  | A1, F7, G6   | B9, C3, G8, G9, H7, J2, J7, P4  | H10, H11, H8, H9, J8, J9, K8, L8, M8, N8  |
| VCCO1           | 42, 57, 72   | K6, L7, T1   | AA9, R7, T3, T8, Y3   | P8, R8, T8, U8, V8, W9, W10, W11, W8, W9  |
| VCCO2           | 85, 100, 107, 121  | K11, L10, T16  | AA14, R16, T15, T20, Y20  | P19, R19, T19, U19, V18, V19, W12, W13, W14, W15, W16, W17, W18, W19  |
| VCCO3           | 146, 161, 176  | A16, F10, G11  | B14, C20, G14, G15, H16, J16, J21, P19  | H12, H13, H14, H15, H16, H17, H18, H19, J18, J19, K19, L19, M19, N19  |
| VCCP            | 136  | J16  | M22   | N25   |
| VCCJ            | 27   | J1   | M1  | N4  |
| GND             | 15, 29, 44, 81, 119, 148, 185, 7, 19, 191, 205, 40, 56, 70, 87, 101, 109, 123, 144, 160, 174 | K1, C3, C14, E5, E12, G7, G8, G9, G10, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10, M5, M12, P3  | N1, A1, A2, A21, A22, AA1, AA22, AB1, AB22, B1, B22, C15, C8, D11, D12, E18, E5, F17, F6, G16, G7, H10, H11, H12, H13, H14, H15, H20, H3, H8, H9, J10, J11, J12, J13, J14, J15, J8, J9, K10, K11, K12, K13, K14, K15, K8, K9, L10, L11, L12, L13, L14, L15, L19, L4, L8, L9, M10, M11, M12, M13, M14, M19, M4, M9, N10, N11, N12, N13, N14, N9, P10, P11, P12, P13, P14, P9, R10, R11, R12, R13, R14, R15, R8, R9, T16, T7, W11, W12, Y15, Y8 | A11, A16, A2, A25, AE1, AE2, AE25, AE26, AF11, AF16, AF2, AF25, B1, B2, B25, B26, J10, J11, J12, J15, J16, J17, K10, K11, K12, K15, K16, K17, K18, K9, L1, L10, L11, L12, L15, L16, L17, L18, L26, L9, M10, M11, M12, M15, M16, M17, M18, M9, N13, N14, P13, P14, R10, R11, R12, R15, R16, R17, R18, R9, T1, T10, T11, T12, T15, T16, T17, T18, T26, T9, U10, U11, U12, U15, U16, U17, U18, U9, V10, V11, V12, V15, V16, V17  |
| GNDP            | 134  | K16  | N22   | P26   |
| NC <sup>2</sup> | —  | <b>5256MX:</b> A2, A11, A12, A15, B2, B12, B15, B16, C4, C12, C15, C16, D1, D11, D14, D15, D16, E1, E4, E10, E11, E13, E14, F4, F5, F12, F13, L1, L4, M3, M7, M13, N2, N6, P1, P2, P5, P6, P13, P14, P15, P16, R1, R2, R4, R5, R6, R16, T2, T3, T4, T5, T6<br><b>5512MX/5768MX:</b> L1 | <b>5512MX:</b> P1, AA19, AB2, AB21, J17, J6, K1, K17, K18, K19, K2, K20, K21, K22, K3, K4, K5, K6, L1, L17, L18, L2, L20, L21, L22, L3, L5, L6, M15, M17, M18, M2, M20, M21, M3, M5, M6, M8, N15, N17, N18, N19, N2, N20, N21, N3, N4, N5, N6, N8, P15, P17, P18, P2, P21, P22, P5, P6, P8, U17, U6, V18, V5, W6<br><b>5768MX/51024MX:</b> None   | A12, A13, A14, A15, AA10, AA11, AA12, AA13, AA14, AA15, AA16, AA17, AA7, AB10, AB11, AB12, AB13, AB14, AB15, AB16, AB17, AC10, AC11, AC12, AC13, AC14, AC15, AC16, AC17, AD11, AD12, AD13, AD14, AD15, AD16, AE11, AE12, AE13, AE14, AE15, AE16, AF12, AF13, AF14, AF15, B11, B12, B13, B14, B15, B16, C11, C12, C13, C14, C15, C16, C3, D10, D11, D12, D13, D14, D15, D16, D17, E10, E11, E12, E13, E14, E15, E16, E17, E6, E7, E8, F10, F11, F12, F13, F14, F15, F16, F17, G10, G11, G12, G13, G14, G15, G16, G17, Y10, Y11, Y12, Y13, Y14, Y15, Y16, Y17 |

1. All grounds must be electrically connected at the board level.
2. NC pins should not be connected to any active signals, V<sub>CC</sub> or GND.
3. Balls for GND, V<sub>CC</sub> and V<sub>CCOx</sub> are connected within the substrate to their respective common signals. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
4. Pin orientation follows the conventional counter-clockwise order from pin 1 marking of the topside view.
5. Internal GNDs and I/O GNDs (Bank 0 - Bank 3) are connected inside package. V<sub>CCO</sub> balls connect to four power planes within the package, one each for V<sub>CCOx</sub>.

**ispXPLD 5256MX Logic Signal Connections (Continued)**

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 256 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |                          |
| 3          | 51N       | F2                             | E1                | F1          | F3              | B8                       |
| 3          | 51P       | F0                             | E0                | F0          | F1              | C8                       |
| 0          | 52N       | G30                            | G31               | H31         | G31             | B7                       |
| 0          | 52P       | G28                            | G30               | H30         | G29             | A7                       |
| -          | -         | GND                            | -                 | -           | -               | NC                       |
| 0          | 53N       | G26                            | G29               | H29         | G27             | D7                       |
| 0          | 53P       | G24                            | G28               | H28         | G25             | C7                       |
| 0          | 54N       | G22                            | G27               | H27         | G23             | B6                       |
| -          | -         | VCCO0                          | -                 | -           | -               | VCCO0                    |
| 0          | 54P       | G21                            | G26               | H26         | -               | E7                       |
| -          | -         | GND (Bank 0)                   | -                 | -           | -               | GND (Bank 0)             |
| 0          | 55N       | G20                            | G25               | H25         | -               | E6                       |
| 0          | 55P       | G18                            | G24               | H24         | G19             | A6                       |
| 0          | 56N       | G16/VREF0                      | G3                | H3          | G17             | A5                       |
| 0          | 56P       | G14                            | G2                | H2          | G15             | A4                       |
| 0          | 57N       | G12                            | G23               | H23         | G13             | B5                       |
| 0          | 57P       | G10                            | G22               | H22         | G11             | A3                       |
| 0          | 58N       | G8                             | G21               | H21         | G9              | B4                       |
| 0          | 58P       | G6                             | G20               | H20         | G7              | B3                       |
| 0          | 59N       | G5                             | G19               | H19         | -               | C5                       |
| 0          | 59P       | G4                             | G18               | H18         | -               | C6                       |
| 0          | 60N       | G2                             | G1                | H1          | G3              | D5                       |
| 0          | 60P       | G0                             | G0                | H0          | G1              | D6                       |
| -          | -         | VCCO0                          | -                 | -           | -               | VCCO0                    |
| -          | -         | GND (Bank 0)                   | -                 | -           | -               | GND (Bank 0)             |

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs

ispXPLD 5512MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 208 PQFP Pin Number                       | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|---|-----------------------|-----------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |   |                       |                       |
| 0          | 109N      | O30                            | O11               | P18         | O31             | 208                                       | C4                    | B4                    |
| 0          | 109P      | O28                            | O10               | P16         | O29             | 1   | E4                    | A4                    |
| 0          | 110N      | O26                            | M17               | O17         | O27             | 2   | B1                    | B3                    |
| 0          | 110P      | O24                            | M16               | O16         | O25             | 3   | C1                    | A3                    |
| 0          | 111N      | O22                            | M15               | O15         | O23             | 4   | D3                    | F5                    |
| —          | —         | V <sub>CC00</sub>              | —                 | —           | —               | 5   | V <sub>CC00</sub>     | V <sub>CC00</sub>     |
| 0          | 111P      | O20                            | M14               | O14         | O21             | 6   | C2                    | G6                    |
| —          | —         | GND (Bank 0)                   | —                 | —           | —               | 7   | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 112N      | O18                            | M13               | O13         | O19             | 8   | E3                    | H6                    |
| 0          | 112P      | O16                            | M12               | O12         | O17             | 9   | D2                    | G5                    |
| 0          | 113N      | O14                            | O9                | P14         | O15             | —   | —                     | D3                    |
| 0          | 113P      | O12                            | O8                | P12         | O13             | —   | —                     | D2                    |
| 0          | 114N      | O10                            | O7                | P10         | O11             | —   | —                     | E4                    |
| 0          | 114P      | O8                             | O6                | P8          | O9              | —   | —                     | E3                    |
| 0          | 115N      | O6                             | O5                | P6          | O7              | —   | —                     | F4                    |
| 0          | 115P      | O4                             | O4                | P4          | O5              | —   | —                     | G4                    |
| 0          | 116N      | O2                             | O3                | P2          | O3              | —   | —                     | C2                    |
| —          | —         | V <sub>CC00</sub>              | —                 | —           | —               | —   | V <sub>CC00</sub>     | V <sub>CC00</sub>     |
| 0          | 116P      | O0                             | O2                | P0          | O1              | —   | —                     | C1                    |
| —          | —         | GND (Bank 0)                   | —                 | —           | —               | —   | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 117N      | P30                            | O1                | —           | P31             | —   | D1                    | F3                    |
| 0          | 117P      | P28                            | O0                | —           | P29             | —   | E1                    | G3                    |
| 0          | 118N      | P26                            | O31               | —           | P27             | —   | F4                    | H4                    |
| —          | —         | V <sub>CC</sub>                | —                 | —           | —               | 10  | V <sub>CC</sub>       | V <sub>CC</sub>       |
| 0          | 118P      | P24                            | O30               | —           | P25             | —   | F5                    | J4                    |
| 0          | 119N      | P22                            | M11               | O11         | P23             | 11  | E2                    | H5                    |
| 0          | 119P      | P20/CLK_OUT0                   | M10               | O10         | P21             | 12  | F2                    | J5                    |
| 0          | 120N      | P18                            | M9                | O9          | P19             | 13  | F1                    | E2                    |
| 0          | 120P      | P16                            | M8                | O8          | P17             | 14  | G1                    | F2                    |
| —          | —         | GND                            | —                 | —           | —               | 15  | GND                   | GND                   |
| 0          | 121N      | P14                            | M7                | O7          | P15             | 16  | F3                    | D1                    |
| —          | —         | V <sub>CC00</sub>              | —                 | —           | —               | 17  | V <sub>CC00</sub>     | V <sub>CC00</sub>     |
| 0          | 121P      | P12                            | M6                | O6          | P13             | 18  | G5                    | E1                    |
| —          | —         | GND (Bank 0)                   | —                 | —           | —               | 19  | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 122N      | P10                            | M5                | O5          | P11             | 20  | H5                    | J3                    |
| 0          | 122P      | P8/PLL_RST0                    | M4                | O4          | P9              | 21  | G4                    | H2                    |
| 0          | 123N      | P6                             | —                 | —           | P7              | 22  | G3                    | G2                    |
| 0          | 123P      | P4/PLL_FBK0                    | —                 | —           | P5              | 23  | H3                    | G1                    |
| 0          | 124N      | P2                             | —                 | —           | P3              | 24  | G2                    | H1                    |
| 0          | 124P      | P0                             | —                 | —           | P1              | 25  | H1                    | J1                    |
| —          | GCLK0P    | GCLK0                          | —                 | —           | —               | 26  | H2                    | N7                    |
| —          | —         | V <sub>CCJ</sub>               | —                 | —           | —               | See Power Supply and NC Connections Table |                       |                       |

ispXPLD 5512MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 208 PQFP Pin Number                       | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|---|-----------------------|-----------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |   |                       |                       |
| 2          | 47N       | G26                            | —                 | —           | G27             | 108                                       | N14                   | V19                   |
| —          | —         | GND (Bank 2)                   | —                 | —           | —               | 109                                       | GND (Bank 2)          | GND (Bank 2)          |
| 2          | 48P       | G28                            | F16               | H16         | G29             | 110                                       | N16                   | T18                   |
| 2          | 48N       | G30                            | F17               | H17         | G31             | 111                                       | M16                   | R17                   |
| 2          | 49P       | H0                             | F18               | H18         | H1              | 112                                       | M14                   | U19                   |
| 2          | 49N       | H2                             | F19               | H19         | H3              | 113                                       | M15                   | T19                   |
| 2          | 50P       | H4                             | E24               | —           | H5              | —   | —                     | V20                   |
| —          | —         | V <sub>CC</sub>                | —                 | —           | —               | 114                                       | VCC                   | VCC                   |
| 2          | 50N       | H6                             | E26               | —           | H7              | —   | NC                    | U20                   |
| 2          | 51P       | H8                             | F20               | H20         | H9              | 115                                       | L13                   | W20                   |
| 2          | 51N       | H10                            | F21               | H21         | H11             | 116                                       | L12                   | Y21                   |
| 2          | 52P       | H12                            | F22               | H22         | H13             | 117                                       | L15                   | R18                   |
| 2          | 52N       | H14                            | F23               | H23         | H15             | 118                                       | L16                   | R19                   |
| —          | —         | GND                            | —                 | —           | —               | 119                                       | GND                   | GND                   |
| 2          | 53P       | H16                            | F24               | H24         | H17             | 120                                       | L14                   | W21                   |
| —          | —         | V <sub>CCO2</sub>              | —                 | —           | —               | 121                                       | V <sub>CCO2</sub>     | V <sub>CCO2</sub>     |
| 2          | 53N       | H18                            | F25               | H25         | H19             | 122                                       | K15                   | Y22                   |
| —          | —         | GND (Bank 2)                   | —                 | —           | —               | 123                                       | GND (Bank 2)          | GND (Bank 2)          |
| 2          | 54P       | H20                            | F26               | H26         | H21             | 124                                       | K14                   | R20                   |
| 2          | 54N       | H22                            | F27               | H27         | H23             | 125                                       | K12                   | P20                   |
| 2          | 55P       | H24                            | F28               | H28         | H25             | 126                                       | K13                   | T21                   |
| 2          | 55N       | H26                            | F29               | H29         | H27             | 127                                       | J13                   | R21                   |
| 2          | 56P       | H28                            | F30               | H30         | H29             | 128                                       | J14                   | U21                   |
| 2          | 56N       | H30                            | F31               | H31         | H31             | 129                                       | J12                   | V21                   |
| —          | —         | TOE                            | —                 | —           | —               | 130                                       | J15                   | W22                   |
| —          | —         | RESET                          | —                 | —           | —               | 131                                       | J11                   | V22                   |
| —          | —         | GOE0                           | —                 | —           | —               | 132                                       | H11                   | T22                   |
| —          | —         | GOE1                           | —                 | —           | —               | 133                                       | H13                   | R22                   |
| —          | —         | GNDP                           | —                 | —           | —               | See Power Supply and NC Connections Table |                       |                       |
| —          | GCLK3N    | GCLK2                          | —                 | —           | —               | 135                                       | H15                   | P16                   |
| —          | —         | V <sub>CCP</sub>               | —                 | —           | —               | See Power Supply and NC Connections Table |                       |                       |
| —          | GCLK3P    | GCLK3                          | —                 | —           | —               | 137                                       | H16                   | N16                   |
| 3          | 57N       | I30                            | —                 | —           | I31             | 138                                       | H14                   | J22                   |
| 3          | 57P       | I28                            | —                 | —           | I29             | 139                                       | G16                   | H22                   |
| 3          | 58N       | I26                            | —                 | —           | I27             | 140                                       | G15                   | E22                   |
| 3          | 58P       | I24/PLL_FBK1                   | —                 | —           | I25             | 141                                       | F15                   | E21                   |
| 3          | 59N       | I22/PLL_RST1                   | I27               | K27         | I23             | 142                                       | H12                   | G22                   |
| 3          | 59P       | I20                            | I26               | K26         | I21             | 143                                       | G14                   | F21                   |
| —          | —         | GND (Bank 3)                   | —                 | —           | —               | 144                                       | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 60N       | I18                            | I25               | K25         | I19             | 145                                       | F16                   | H21                   |
| —          | —         | V <sub>CCO3</sub>              | —                 | —           | —               | 146                                       | V <sub>CCO3</sub>     | V <sub>CCO3</sub>     |
| 3          | 60P       | I16                            | I24               | K24         | I17             | 147                                       | E16                   | G21                   |
| —          | —         | GND                            | —                 | —           | —               | 148                                       | GND                   | GND                   |

## ispXPLD 5512MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 208 PQFP Pin Number | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|---------------------|-----------------------|-----------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |                     |                       |                       |
| 3          | 79N       | K8                             | K5                | L8          | K9              | —                   | —                     | F13                   |
| 3          | 79P       | K6                             | K4                | L6          | K7              | —                   | —                     | F15                   |
| 3          | 80N       | K5                             | K3                | L5          | —               | —                   | —                     | D16                   |
| 3          | 80P       | K4                             | K2                | L4          | —               | —                   | E10 <sup>1</sup>      | E16                   |
| 3          | 81N       | K2                             | K1                | L2          | K3              | —                   | A12                   | A16                   |
| 3          | 81P       | K0                             | K0                | L0          | K1              | —                   | A11                   | A15                   |
| —          | —         | GND (Bank 3)                   | —                 | —           | —               | —                   | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 82N       | L30                            | I15               | K15         | L31             | 162                 | B11                   | B15                   |
| —          | —         | V <sub>CC03</sub>              | —                 | —           | —               | —                   | V <sub>CC03</sub>     | V <sub>CC03</sub>     |
| 3          | 82P       | L28                            | I14               | K14         | L29             | 163                 | C11                   | A14                   |
| 3          | 83N       | L26                            | I13               | K13         | L27             | 164                 | B10                   | D15                   |
| 3          | 83P       | L24                            | I12               | K12         | L25             | 165                 | A10                   | E15                   |
| 3          | 84N       | L22                            | I11               | K11         | L23             | 166                 | C10                   | D14                   |
| 3          | 84P       | L21                            | I10               | K10         | —               | 167                 | D10                   | F14                   |
| 3          | 85N       | L20                            | I9                | K9          | —               | 168                 | C9                    | A13                   |
| 3          | 85P       | L18                            | I8                | K8          | L19             | 169                 | E9                    | B13                   |
| 3          | 86N       | L16/VREF3                      | I29               | K29         | L17             | 170                 | D9                    | C14                   |
| 3          | 86P       | L14                            | I28               | K28         | L15             | 171                 | F9                    | E14                   |
| 3          | 87N       | L12                            | I7                | K7          | L13             | 172                 | A9                    | E13                   |
| 3          | 87P       | L10                            | I6                | K6          | L11             | 173                 | F8                    | F12                   |
| —          | —         | GND (Bank 3)                   | —                 | —           | —               | 174                 | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 88N       | L8                             | I5                | K5          | L9              | 175                 | E8                    | D13                   |
| —          | —         | V <sub>CC03</sub>              | —                 | —           | —               | 176                 | V <sub>CC03</sub>     | V <sub>CC03</sub>     |
| 3          | 88P       | L6                             | I4                | K4          | L7              | 177                 | A8                    | C13                   |
| 3          | 89N       | L5                             | I3                | K3          | —               | 178                 | B9                    | E12                   |
| 3          | 89P       | L4                             | I2                | K2          | —               | 179                 | D8                    | C12                   |
| —          | —         | VCC                            | —                 | —           | —               | 180                 | VCC                   | VCC                   |
| 3          | 90N       | L2                             | I1                | K1          | L3              | 181                 | B8                    | B12                   |
| 3          | 90P       | L0                             | I0                | K0          | L1              | 182                 | C8                    | A12                   |
| 0          | 91N       | M30                            | M31               | O31         | M31             | 183                 | B7                    | E11                   |
| 0          | 91P       | M28                            | M30               | O30         | M29             | 184                 | A7                    | C11                   |
| —          | —         | GND                            | —                 | —           | —               | 185                 | —                     | GND                   |
| —          | —         | GND                            | —                 | —           | —               | —                   | GND                   | GND                   |
| 0          | 92N       | M26                            | M29               | O29         | M27             | 186                 | D7                    | B11                   |
| 0          | 92P       | M24                            | M28               | O28         | M25             | 187                 | C7                    | A11                   |
| 0          | 93N       | M22                            | M27               | O27         | M23             | 188                 | B6                    | F11                   |
| —          | —         | V <sub>CC00</sub>              | —                 | —           | —               | 189                 | V <sub>CC00</sub>     | V <sub>CC00</sub>     |
| 0          | 93P       | M21                            | M26               | O26         | M22             | 190                 | E7                    | F10                   |
| —          | —         | GND (Bank 0)                   | —                 | —           | —               | 191                 | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 94N       | M20                            | M25               | O25         | M21             | 192                 | E6                    | E10                   |
| 0          | 94P       | M18                            | M24               | O24         | M19             | 193                 | A6                    | C10                   |
| 0          | 95N       | M16/V <sub>REF0</sub>          | M3                | O3          | M17             | 194                 | A5                    | D10                   |
| 0          | 95P       | M14                            | M2                | O2          | M15             | 195                 | A4                    | B10                   |

**ispXPLD 5768MX Logic Signal Connections (Continued)**

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate<br>Inputs | 256 fpBGA<br>Ball Number | 484 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--------------------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                     |                          |                          |
| -          | -         | TCK                            | -                 | -           | -                   | J6                       | T1                       |
| -          | -         | TDO                            | -                 | -           | -                   | K2                       | V1                       |
| 1          | 0P        | A30/DATA0                      | C0                | A0          | A31                 | K3                       | W1                       |
| 1          | 0N        | A28/DATA1                      | C1                | A1          | A29                 | J3                       | Y1                       |
| 1          | 1P        | A26/DATA2                      | C2                | A2          | A27                 | J5                       | P3                       |
| 1          | 1N        | A24/DATA3                      | C3                | A3          | A25                 | J4                       | R3                       |
| 1          | 2P        | A22/DATA4                      | C4                | A4          | A23                 | L2                       | T2                       |
| 1          | 2N        | A20/DATA5                      | C5                | A5          | A21                 | M1                       | U2                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -                   | GND (Bank 1)             | GND (Bank 1)             |
| 1          | 3P        | A18/DATA6                      | C6                | A6          | A19                 | K4                       | V2                       |
| -          | -         | VCCO1                          | -                 | -           | -                   | VCCO1                    | VCCO1                    |
| 1          | 3N        | A16/DATA7                      | C7                | A7          | A17                 | L3                       | W2                       |
| -          | -         | GND                            | -                 | -           | -                   | GND                      | GND                      |
| 1          | 4P        | A14/INITB                      | C8                | A8          | A15                 | K5                       | R4                       |
| 1          | 4N        | A12/CSB                        | C9                | A9          | A13                 | L5                       | T4                       |
| 1          | 5P        | A10/READ                       | C10               | A10         | A11                 | N1                       | R6                       |
| 1          | 5N        | A8/CCLK                        | C11               | A11         | A9                  | M2                       | R5                       |
| 1          | 6P        | A6                             | -                 | -           | A7                  | —                        | U3                       |
| -          | -         | VCC                            | -                 | -           | -                   | VCC                      | VCC                      |
| 1          | 6N        | A4                             | -                 | -           | A5                  | P1                       | V3                       |
| 1          | 7P        | A2                             | -                 | -           | A3                  | M3                       | Y2                       |
| 1          | 7N        | A0                             | -                 | -           | A1                  | L4                       | W3                       |
| 1          | 8P        | B30                            | D0                | -           | B31                 | N2                       | U5                       |
| 1          | 8N        | B28                            | D2                | -           | B29                 | P2                       | T5                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -                   | GND (Bank 1)             | GND (Bank 1)             |
| 1          | 9P        | B26                            | D4                | -           | B27                 | R1                       | U4                       |
| -          | -         | VCCO1                          | -                 | -           | -                   | VCCO1                    | VCCO1                    |
| 1          | 9N        | B24                            | D6                | -           | B25                 | R2                       | V4                       |
| 1          | 10P       | B22                            | D8                | -           | B23                 | T2                       | AA3                      |
| 1          | 10N       | B20                            | D10               | -           | B21                 | T3                       | AB3                      |
| 1          | -         | B18                            | D12               | -           | B19                 | —                        | Y4                       |
| -          | -         | DONE                           | -                 | -           | -                   | M4                       | AA4                      |
| 1          | 11P       | B14                            | -                 | -           | B15                 | —                        | AB2                      |
| 1          | 11N       | B12                            | -                 | -           | B13                 | —                        | U6                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -                   | GND (Bank 1)             | GND (Bank 1)             |
| 1          | 12P       | B10                            | -                 | -           | B11                 | —                        | V5                       |
| -          | -         | VCCO1                          | -                 | -           | -                   | VCCO1                    | VCCO1                    |
| 1          | 12N       | B8                             | -                 | -           | B9                  | —                        | W6                       |
| 1          | 13P       | B6                             | C12               | A12         | B7                  | N3                       | AB4                      |
| 1          | 13N       | B4                             | C13               | A13         | B5                  | P4                       | AB5                      |
| 1          | 14P       | B2                             | C14               | A14         | B3                  | N5                       | T6                       |
| 1          | 14N       | B0                             | C15               | A15         | B1                  | M6                       | U7                       |
| -          | -         | PROGRAMB                       | -                 | -           | -                   | R3                       | W5                       |

**ispXPLD 5768MX Logic Signal Connections (Continued)**

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate<br>Inputs | 256 fpBGA<br>Ball Number | 484 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--------------------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                     |                          |                          |
| 3          | 93N       | O0                             | P31               | N31         | O1                  | A13                      | E17                      |
| 3          | 93P       | O2                             | P30               | N30         | O3                  | B13                      | D17                      |
| -          | -         | GND (Bank 3)                   | -                 | -           | -                   | GND (Bank 3)             | GND (Bank 3)             |
| 3          | 94N       | O4                             | N11               | M21         | O5                  | D11                      | B18                      |
| -          | -         | VCCO3                          | -                 | -           | -                   | VCCO3                    | VCCO3                    |
| 3          | 94P       | O6                             | N10               | M20         | O7                  | B12                      | A18                      |
| -          | -         | GND                            | -                 | -           | -                   | GND                      | GND                      |
| 3          | 95N       | O8                             | N9                | M18         | O9                  | C12                      | C17                      |
| -          | -         | VCC                            | -                 | -           | -                   | VCC                      | VCC                      |
| 3          | 95P       | O10                            | N8                | M16         | O11                 | E11                      | B17                      |
| 3          | 96N       | O12                            | N7                | M12         | O13                 | -                        | C16                      |
| 3          | 96P       | O14                            | N6                | M10         | O15                 | -                        | B16                      |
| 3          | 97N       | O16                            | N5                | M8          | O17                 | -                        | F13                      |
| 3          | 97P       | O18                            | N4                | M6          | O19                 | -                        | F15                      |
| 3          | 98N       | O20                            | N3                | M5          | O21                 | -                        | D16                      |
| 3          | 98P       | O22                            | N2                | M4          | O23                 | E10                      | E16                      |
| 3          | 99N       | O24                            | N1                | M2          | O25                 | A12                      | A16                      |
| 3          | 99P       | O26                            | N0                | M0          | O27                 | A11                      | A15                      |
| -          | -         | GND (Bank 3)                   | -                 | -           | -                   | GND (Bank 3)             | GND (Bank 3)             |
| 3          | 100N      | O28                            | P15               | N15         | O29                 | B11                      | B15                      |
| -          | -         | VCCO3                          | -                 | -           | -                   | VCCO3                    | VCCO3                    |
| 3          | 100P      | O30                            | P14               | N14         | O31                 | C11                      | A14                      |
| 3          | 101N      | P0                             | P13               | N13         | P1                  | B10                      | D15                      |
| 3          | 101P      | P2                             | P12               | N12         | P3                  | A10                      | E15                      |
| 3          | 102N      | P4                             | P11               | N11         | P5                  | C10                      | D14                      |
| 3          | 102P      | P6                             | P10               | N10         | P7                  | D10                      | F14                      |
| 3          | 103N      | P8                             | P9                | N9          | P9                  | C9                       | A13                      |
| 3          | 103P      | P10                            | P8                | N8          | P11                 | E9                       | B13                      |
| 3          | 104N      | P12/VREF3                      | P29               | N29         | P13                 | D9                       | C14                      |
| 3          | 104P      | P14                            | P28               | N28         | P15                 | F9                       | E14                      |
| 3          | 105N      | P16                            | P7                | N7          | P17                 | A9                       | E13                      |
| 3          | 105P      | P18                            | P6                | N6          | P19                 | F8                       | F12                      |
| -          | -         | GND (Bank 3)                   | -                 | -           | -                   | GND (Bank 3)             | GND (Bank 3)             |
| 3          | 106N      | P20                            | P5                | N5          | P21                 | E8                       | D13                      |
| -          | -         | VCCO3                          | -                 | -           | -                   | VCCO3                    | VCCO3                    |
| 3          | 106P      | P22                            | P4                | N4          | P23                 | A8                       | C13                      |
| 3          | 107N      | P24                            | P3                | N3          | P25                 | B9                       | E12                      |
| -          | -         | GND                            | -                 | -           | -                   | GND                      | GND                      |
| 3          | 107P      | P26                            | P2                | N2          | P27                 | D8                       | C12                      |
| -          | -         | VCC                            | -                 | -           | -                   | VCC                      | VCC                      |
| 3          | 108N      | P28                            | P1                | N1          | P29                 | B8                       | B12                      |
| 3          | 108P      | P30                            | P0                | N0          | P31                 | C8                       | A12                      |
| 0          | 109N      | Q30                            | Q31               | S31         | Q31                 | B7                       | E11                      |

ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs |             | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
|            |           |                            | Macrocell 1       | Macrocell 2 |                 |                       |                       |
| 1          | 15N       | C0                         | A31               | C31         | C1              | —                     | W5                    |
| 1          | 16P       | E30/DATA0                  | G0                | E0          | E31             | W1                    | W1                    |
| 1          | 16N       | E28/DATA1                  | G1                | E1          | E29             | Y1                    | Y1                    |
| 1          | 17P       | E26/DATA2                  | G2                | E2          | E27             | P3                    | V6                    |
| 1          | 17N       | E24/DATA3                  | G3                | E3          | E25             | R3                    | W6                    |
| 1          | 18P       | E22/DATA4                  | G4                | E4          | E23             | T2                    | Y2                    |
| 1          | 18N       | E20/DATA5                  | G5                | E5          | E21             | U2                    | Y3                    |
| -          | -         | GND (Bank 1)               | -                 | -           | -               | GND (Bank 1)          | GND (Bank 1)          |
| 1          | 19P       | E18/DATA6                  | G6                | E6          | E19             | V2                    | Y4                    |
| -          | -         | VCCO1                      | -                 | -           | -               | VCCO1                 | VCCO1                 |
| 1          | 19N       | E16/DATA7                  | G7                | E7          | E17             | W2                    | Y5                    |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 1          | 20P       | E14/INITB                  | G8                | E8          | E15             | R4                    | V7                    |
| 1          | 20N       | E12/CSB                    | G9                | E9          | E13             | T4                    | W7                    |
| 1          | 21P       | E10/READ                   | G10               | E10         | E11             | R6                    | AA1                   |
| 1          | 21N       | E8/CCLK                    | G11               | E11         | E9              | R5                    | AA2                   |
| 1          | 22P       | E6                         | -                 | -           | E7              | U3                    | AA3                   |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 1          | 22N       | E4                         | -                 | -           | E5              | V3                    | AA4                   |
| 1          | 23P       | E2                         | -                 | -           | E3              | Y2                    | Y6                    |
| 1          | 23N       | E0                         | -                 | -           | E1              | W3                    | AA5                   |
| 1          | 24P       | F30                        | H0                | -           | F31             | U5                    | AB2                   |
| 1          | 24N       | F28                        | H2                | -           | F29             | T5                    | AB3                   |
| -          | -         | GND (Bank 1)               | -                 | -           | -               | GND (Bank 1)          | GND (Bank 1)          |
| 1          | 25P       | F26                        | H4                | -           | F27             | U4                    | AB4                   |
| -          | -         | VCCO1                      | -                 | -           | -               | VCCO1                 | VCCO1                 |
| 1          | 25N       | F24                        | H6                | -           | F25             | V4                    | AB5                   |
| 1          | 26P       | F22                        | H8                | -           | F23             | AA3                   | AB1                   |
| 1          | 26N       | F20                        | H10               | -           | F21             | AB3                   | AC2                   |
| 1          | -         | F18                        | H12               | -           | F19             | Y4                    | AC3                   |
| -          | -         | DONE                       | -                 | -           | -               | AA4                   | AC4                   |
| 1          | 27P       | F14                        | -                 | -           | F15             | AB2                   | AC1                   |
| 1          | 27N       | F12                        | -                 | -           | F13             | U6                    | AD1                   |
| -          | -         | GND (Bank 1)               | -                 | -           | -               | GND (Bank 1)          | GND (Bank 1)          |
| 1          | 28P       | F10                        | -                 | -           | F11             | V5                    | AD2                   |
| -          | -         | VCCO1                      | -                 | -           | -               | VCCO1                 | VCCO1                 |
| 1          | 28N       | F8                         | -                 | -           | F9              | W6                    | AD3                   |
| 1          | 29P       | F6                         | G12               | E12         | F7              | AB4                   | Y8                    |
| 1          | 29N       | F4                         | G13               | E13         | F5              | AB5                   | Y9                    |
| 1          | 30P       | F2                         | G14               | E14         | F3              | T6                    | AA8                   |
| 1          | 30N       | F0                         | G15               | E15         | F1              | U7                    | AA9                   |
| -          | -         | PROGRAMB                   | -                 | -           | -               | W5                    | AB8                   |
| 1          | -         | G28                        | H14               | -           | G29             | U8                    | AB9                   |

## Lead-Free Packaging

## ispXPLD 5000MC (1.8V) Lead-Free Commercial Devices

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MC  | LC5256MC-4FN256C   | 256        | 1.8         | 4.0                  | Lead-free fpBGA | 256            | 141 | C     |
|           | LC5256MC-5FN256C   | 256        | 1.8         | 5.0                  | Lead-free fpBGA | 256            | 141 | C     |
|           | LC5256MC-75FN256C  | 256        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 141 | C     |
| LC5512MC  | LC5512MC-45QN208C  | 512        | 1.8         | 4.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MC-75QN208C  | 512        | 1.8         | 7.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MC-45FN256C  | 512        | 1.8         | 4.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MC-75FN256C  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MC-45FN484C  | 512        | 1.8         | 4.5                  | Lead-free fpBGA | 484            | 253 | C     |
|           | LC5512MC-75FN484C  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 253 | C     |
| LC5768MC  | LC5768MC-5FN256C   | 768        | 1.8         | 5.0                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MC-75FN256C  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MC-5FN484C   | 768        | 1.8         | 5.0                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC5768MC-75FN484C  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
| LC51024MC | LC51024MC-52FN484C | 1024       | 1.8         | 5.2                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MC-75FN484C | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MC-52FN672C | 1024       | 1.8         | 5.2                  | Lead-free fpBGA | 672            | 381 | C     |
|           | LC51024MC-75FN672C | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 672            | 381 | C     |

## ispXPLD 5000MC (1.8V) Lead-Free Industrial Devices

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MC  | LC5256MC-5FN256I   | 256        | 1.8         | 5.0                  | Lead-free fpBGA | 256            | 141 | I     |
|           | LC5256MC-75FN256I  | 256        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 141 | I     |
| LC5512MC  | LC5512MC-75QN208I  | 512        | 1.8         | 7.5                  | Lead-free PQFP  | 208            | 149 | I     |
|           | LC5512MC-75FN256I  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5512MC-75FN484I  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 253 | I     |
| LC5768MC  | LC5768MC-75FN256I  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5768MC-75FN484I  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
| LC51024MC | LC51024MC-75FN484I | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
|           | LC51024MC-75FN672I | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 672            | 381 | I     |