




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                         |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                |
| Programmable Type               | In System Programmable                                                                                                                                                  |
| Delay Time tpd(1) Max           | 7.5 ns                                                                                                                                                                  |
| Voltage Supply - Internal       | 2.3V ~ 2.7V                                                                                                                                                             |
| Number of Logic Elements/Blocks | 16                                                                                                                                                                      |
| Number of Macrocells            | 512                                                                                                                                                                     |
| Number of Gates                 | -                                                                                                                                                                       |
| Number of I/O                   | 193                                                                                                                                                                     |
| Operating Temperature           | 0°C ~ 90°C (TJ)                                                                                                                                                         |
| Mounting Type                   | Surface Mount                                                                                                                                                           |
| Package / Case                  | 256-BGA                                                                                                                                                                 |
| Supplier Device Package         | 256-FPBGA (17x17)                                                                                                                                                       |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5512mb-75fn256c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5512mb-75fn256c</a> |

5000MX. Incoming signals may connect to the global routing pool or the registers in the MFBs. An Output Sharing Array (OSA) increases the number of I/O available to each MFB, allowing a complete function high-performance access to the I/O. There are four clock pins that drive four global clock nets within the device. Two sysCLOCK PLLs are provided to allow the synthesis of new clocks and control of clock skews.


## Multi-Function Block (MFB)

Each MFB in the ispXPLD 5000MX architecture can be configured in one of the six following modes. This provides a flexible approach to implementing logic and memory that allows the designer to achieve the mix of functions that are required for a particular design, maximizing resource utilization. The six modes supported by the MFB are:

- SuperWIDE Logic Mode
- True Dual-port SRAM Mode
- Pseudo Dual-port SRAM Mode
- Single-port SRAM Mode
- FIFO Mode
- Ternary CAM Mode

The MFB consists of a multi-function array and associated routing. Depending on the chosen functions the multi-function array uses up to 68 inputs from the GRP and the four global clock and reset signals. The array outputs data along with certain control functions to the macrocells. Output signals can be routed internally for use elsewhere in the device and to the sysIO banks for output. Figure 2 shows the block diagram of the MFB. The various configurations are described in more detail in the following sections.

**Figure 2. MFB Block Diagram**




## True Dual-Port SRAM Mode

In Dual-Port SRAM Mode the multi-function array is configured as a dual port SRAM. In this mode two independent read/write ports access the same 8,192-bits of memory. Data widths of 1, 2, 4, 8, and 16 are supported by the MFB. Figure 9 shows the block diagram of the dual port SRAM.

Write data, address, chip select and read/write signals are always synchronous (registered.) The output data signals can be synchronous or asynchronous. Resets are asynchronous. All inputs on the same port share the same clock, clock enable, and reset selections. All outputs on the same port share the same clock, clock enable, and reset selections. Selections may be made independently between both inputs and outputs and ports. Table 5 shows the possible sources for the clock, clock enable and initialization signals for the various registers.

**Figure 9. Dual-Port SRAM Block Diagram**



**Table 5. Register Clock, Clock Enable, and Reset in Dual-Port SRAM Mode**

| Register                                                    | Input        | Source                                                                                                        |
|-------------------------------------------------------------|--------------|---------------------------------------------------------------------------------------------------------------|
| Address, Write Data, Read Data, Read/Write, and Chip Select | Clock        | CLKA (CLKB) or one of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired.        |
|                                                             | Clock Enable | CENA (CENB) or one of the global clocks (CLK1 - CLK 2). The selected signal can be inverted if required.      |
|                                                             | Reset        | Created by the logical OR of the global reset signal and RSTA (RSTB). RSTA (RSTB) can be inverted is desired. |

Figure 17. I/O Cell



Table 10. Shared PTOE Segments

| Device          | MFBs Associated With Segments                                                                                          |
|-----------------|------------------------------------------------------------------------------------------------------------------------|
| ispXPLD 5256MX  | (A, B, C, D) (E, F, G, H)                                                                                              |
| ispXPLD 5512MX  | (A, B, C, D) (E, F, G, H)<br>(I, J, K, L) (M, N, O, P)                                                                 |
| ispXPLD 5768MX  | (A, B, C, D) (E, F, G, H)<br>(I, J, K, L) (M, N, O, P)<br>(Q, R, S, T) (U, V, W, Z)                                    |
| ispXPLD 51024MX | (A, B, C, D) (E, F, G, H)<br>(I, J, K, L) (M, N, O, P)<br>(Q, R, S, T) (U, V, W, Z)<br>(Y, Z, AA, AB) (AC, AD, AE, AF) |

### sysIO Standards

Each I/O within a bank is individually configurable based on the  $V_{CCO}$  and  $V_{REF}$  settings. Some standards also require the use of an external termination voltage. Table 12 lists the sysIO standards with the typical values for  $V_{CCO}$ ,  $V_{REF}$  and  $V_{TT}$ . For more information on the sysIO capability, refer to TN1000, [sysIO Usage Guidelines for Lattice Devices](#).

Table 11. Number of I/Os per Bank

| Device          | Maximum Number of I/Os per Bank (n) |
|-----------------|-------------------------------------|
| ispXPLD 5256MX  | 36                                  |
| ispXPLD 5512MX  | 68                                  |
| ispXPLD 5768MX  | 96                                  |
| ispXPLD 51024MX | 96                                  |

**Absolute Maximum Ratings<sup>1, 2, 3</sup>**

|                                                   | ispXPLD 5000MC<br>1.8V | ispXPLD 5000MB/V<br>2.5V/3.3V |
|---------------------------------------------------|------------------------|-------------------------------|
| Supply Voltage ( $V_{CC}$ )                       | -0.5 to 2.5V           | -0.5 to 5.5V                  |
| PLL Supply Voltage ( $V_{CCP}$ )                  | -0.5 to 2.5V           | -0.5 to 5.5V                  |
| Output Supply Voltage ( $V_{CCO}$ )               | -0.5 to 4.5V           | -0.5 to 4.5V                  |
| IEEE 1149.1 TAP Supply Voltage ( $V_{CCJ}$ )      | -0.5 to 4.5V           | -0.5 to 4.5V                  |
| Input Voltage Applied <sup>4, 5</sup>             | -0.5 to 5.5V           | -0.5 to 5.5V                  |
| Storage Temperature                               | -65 to 150°C           | -65 to 150°C                  |
| Junction Temperature ( $T_J$ ) with Power Applied | -55 to 150°C           | -55 to 150°C                  |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied (while programming, following the programming specifications).
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Overshoot and Undershoot of -2V to ( $V_{IHMAX} + 2$ ) volts not to exceed 6V is permitted for a duration of <20ns.
5. A maximum of 64 I/Os per device with  $V_{IN} > 3.6V$  is allowed.

**Recommended Operating Conditions**

| Symbol    | Parameter                                        | Min. | Max. | Units |
|-----------|--------------------------------------------------|------|------|-------|
| $V_{CC}$  | Supply Voltage for 1.8V Devices (ispXPLD 5000MC) | 1.65 | 1.95 | V     |
|           | Supply Voltage for 2.5V Devices (ispXPLD 5000MB) | 2.3  | 2.7  | V     |
|           | Supply Voltage for 3.3V Devices (ispXPLD 5000MV) | 3    | 3.6  | V     |
| $V_{CCP}$ | PLL Block Supply Voltage for PLL 1.8V Devices    | 1.65 | 1.95 | V     |
|           | PLL Block Supply Voltage for PLL 2.5V Devices    | 2.3  | 2.7  | V     |
|           | PLL Block Supply Voltage for PLL 3.3V Devices    | 3    | 3.6  | V     |
| $T_J$     | Junction Temperature (Commercial Operation)      | 0    | 90   | C     |
|           | Junction Temperature (Industrial Operation)      | -40  | 105  | C     |

**E<sup>2</sup>CMOS Erase Reprogram Specifications**

| Parameter                          | Min.  | Max. | Units  |
|------------------------------------|-------|------|--------|
| Erase/Reprogram Cycle <sup>1</sup> | 1,000 | —    | Cycles |

1. Valid over commercial temperature range.

**Hot Socketing Characteristics<sup>1, 2, 3, 4</sup>**

| Symbol   | Parameter                    | Condition           | Min. | Typ.  | Max.   | Units |
|----------|------------------------------|---------------------|------|-------|--------|-------|
| $I_{DK}$ | Input or I/O Leakage Current | 0 ≤ $V_{IN}$ ≤ 3.0V | —    | +/-50 | +/-800 | μA    |

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCO}$  when  $V_{CCO}$  ≤ 1.0V. For  $V_{CCO} > 1.0V$ ,  $V_{CC}$  min must be present. However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCO}$ , provided ( $V_{IN} - V_{CCO}$ ) ≤ 3.6V.
2. 0 ≤  $V_{CC}$  ≤  $V_{CC}$  (MAX), 0 ≤  $V_{CCO}$  ≤  $V_{CCO}$  (MAX)
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ . Device defaults to pull-up until non-volatile cells are active.
4. LVTTTL, LVCMOS only.

## sysIO Differential DC Electrical Characteristics

Over Recommended Operating Conditions


| Parameter       | Description                                  | Test Conditions                              | Min.     | Typ.  | Max.    |
|-----------------|----------------------------------------------|----------------------------------------------|----------|-------|---------|
| <b>LVDS</b>     |                                              |                                              |          |       |         |
| $V_{INP}$       | Input Voltage                                |                                              | 0V       | —     | 2.4V    |
| $V_{THD}$       | Differential Input Threshold                 | $0.2 \delta V_{CM} \delta 1.8V$              | +/-100mV | —     | —       |
| $I_{IN}$        | Input Current                                | Power On                                     | —        | —     | +/-10uA |
| $V_{OH}$        | Output High Voltage for $V_{OP}$ or $V_{OM}$ | $R_T = 100 \text{ Ohm}$                      | —        | 1.38V | 1.60V   |
| $V_{OL}$        | Output Low Voltage for $V_{OP}$ or $V_{OM}$  | $R_T = 100 \text{ Ohm}$                      | 0.9V     | 1.03V | —       |
| $V_{OD}$        | Output Voltage Differential                  | $(V_{OP} - V_{OM}), R_T = 100 \text{ Ohm}$   | 250mV    | 350mV | 450mV   |
| $\Delta V_{OD}$ | Change in $V_{OD}$ Between High and Low      |                                              | —        | —     | 50mV    |
| $V_{OS}$        | Output Voltage Offset                        | $(V_{OP} - V_{OM})/2, R_T = 100 \text{ Ohm}$ | 1.125V   | 1.20V | 1.375V  |
| $\Delta V_{OS}$ | Change in $V_{OS}$ Between H and L           |                                              | —        | —     | 50mV    |
| $I_{OSD}$       | Output Short Circuit Current                 | $V_{OD} = 0V$ Driver outputs shorted         | —        | —     | 24mA    |

**LVPECL<sup>1</sup>**

| DC Parameter | Parameter Description      | Min. | Max.  | Min. | Max.  | Min. | Max.  | Units |
|--------------|----------------------------|------|-------|------|-------|------|-------|-------|
| $V_{CCO}$    |                            | 3.0  |       | 3.3  |       | 3.6  |       | V     |
| $V_{IH}$     | Input Voltage High         | 1.49 | 2.72  | 1.49 | 2.72  | 1.49 | 2.72  | V     |
| $V_{IL}$     | Input Voltage Low          | 0.86 | 2.125 | 0.86 | 2.125 | 0.86 | 2.125 | V     |
| $V_{OH}$     | Output Voltage High        | 1.7  | 2.11  | 1.92 | 2.28  | 2.03 | 2.41  | V     |
| $V_{OL}$     | Output Voltage Low         | 0.96 | 1.27  | 1.06 | 1.43  | 1.3  | 1.57  | V     |
| $V_{DIFF}^2$ | Differential Input voltage | 0.3  | —     | 0.3  | —     | 0.3  | —     | V     |

1. These values are valid at the output of the source termination pack as shown above with 100-ohm differential load only (see Figure 19). The  $V_{OH}$  levels are 200mV below the standard LVPECL levels and are compatible with devices tolerant of the lower common mode ranges.

2. Valid for  $0.2 \delta V_{CM} \delta 1.8V$

**Figure 19. LVPECL Driver with Three Resistor Pack**

## ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter                 | Description                                  | Base Parameter | -4    |      | -45   |      | -5    |      | -52   |      | -75   |       | Units |
|---------------------------|----------------------------------------------|----------------|-------|------|-------|------|-------|------|-------|------|-------|-------|-------|
|                           |                                              |                | Min.  | Max. | Min.  | Max. | Min.  | Max. | Min.  | Max. | Min.  | Max.  |       |
| t <sub>CAMWMSKS</sub>     | Write Mask Register Setup Time before Clock  | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —     | ns    |
| t <sub>CAMWMSKH</sub>     | Write Mask Register Setup Time after Clock   | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>CAMRSTO</sub>      | Reset to CAM Output Delay                    | —              | —     | 3.30 | —     | 3.30 | —     | 4.13 | —     | 4.13 | —     | 4.29  | ns    |
| t <sub>CAMRSTR</sub>      | Reset Recovery Time                          | —              | 1.20  | —    | 1.20  | —    | 1.50  | —    | 1.50  | —    | 1.56  | —     | ns    |
| t <sub>CAMRSTPW</sub>     | Reset Pulse Width                            | —              | 0.14  | —    | 0.14  | —    | 0.18  | —    | 0.18  | —    | 0.19  | —     | ns    |
| <b>CAM – Compare Mode</b> |                                              |                |       |      |       |      |       |      |       |      |       |       |       |
| t <sub>CAMDATAS</sub>     | Data Setup Time before Clock                 | —              | -0.41 | —    | -0.41 | —    | -0.33 | —    | -0.33 | —    | -0.31 | —     | ns    |
| t <sub>CAMDATAH</sub>     | Data Hold Time after Clock                   | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>CAMENMSKS</sub>    | Enable Mask Register Setup Time before Clock | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —     | ns    |
| t <sub>CAMENMSKH</sub>    | Enable Mask Register Setup Time after Clock  | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>CAMCASC</sub>      | CAM Width Expansion Delay                    | —              | —     | 0.40 | —     | 0.40 | —     | 0.50 | —     | 0.50 | —     | 0.51  | ns    |
| t <sub>CAMCO</sub>        | Clock to Output (Address Out) Delay          | —              | —     | 6.19 | —     | 6.13 | —     | 6.81 | —     | 6.61 | —     | 9.63  | ns    |
| t <sub>CAMMATCH</sub>     | Clock to Match Flag Delay                    | —              | —     | 6.19 | —     | 6.13 | —     | 6.07 | —     | 6.61 | —     | 10.22 | ns    |
| t <sub>CAMMMATCH</sub>    | Clock to Multi-Match Flag Delay              | —              | —     | 5.50 | —     | 5.50 | —     | 6.38 | —     | 6.38 | —     | 7.72  | ns    |
| t <sub>CAMRSTFLAG</sub>   | CAM Reset to Flags Delay                     | —              | —     | 3.16 | —     | 3.16 | —     | 3.95 | —     | 3.95 | —     | 4.11  | ns    |
| <b>Single Port RAM</b>    |                                              |                |       |      |       |      |       |      |       |      |       |       |       |
| t <sub>SPADDDATA</sub>    | Address to Data Delay                        | —              | —     | 5.97 | —     | 5.97 | —     | 5.97 | —     | 5.97 | —     | 7.76  | ns    |
| t <sub>SPMSS</sub>        | Memory Select Setup Before Clock Time        | —              | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.21 | —     | ns    |
| t <sub>SPMSH</sub>        | Memory Select Hold time after Clock Time     | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —     | ns    |
| t <sub>SPCES</sub>        | Clock Enable Setup before Clock Time         | —              | 2.30  | —    | 2.30  | —    | 2.30  | —    | 2.30  | —    | 9.80  | —     | ns    |
| t <sub>SPCEH</sub>        | Clock Enable Hold time after Clock Time      | —              | -2.95 | —    | -2.95 | —    | -2.95 | —    | -2.95 | —    | -2.27 | —     | ns    |
| t <sub>SPADDS</sub>       | Address Setup before Clock Time              | —              | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.27 | —    | -0.21 | —     | ns    |

## ispXPLD 5000MX Family Timing Adders (Continued)

| Parameter             | Description                             | Base Param.                                  | -4   |      | -45  |      | -5   |      | -52  |      | -75  |      | Units |
|-----------------------|-----------------------------------------|----------------------------------------------|------|------|------|------|------|------|------|------|------|------|-------|
|                       |                                         |                                              | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| LVC MOS_18_8mA_out    | Using 1.8V CMOS Standard, 8mA Drive     | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | ns    |
| LVC MOS_18_12mA_out   | Using 1.8V CMOS Standard, 12mA Drive    | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | ns    |
| LVC MOS_25_4mA_out    | Using 2.5V CMOS Standard, 4mA Drive     | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 1.2  | —    | 1.2  | —    | 1.2  | —    | 1.2  | —    | 1.2  | ns    |
| LVC MOS_25_5.33mA_out | Using 2.5V CMOS Standard, 5.33 mA Drive | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 1.0  | —    | 1.0  | —    | 1.0  | —    | 1.0  | —    | 1.0  | ns    |
| LVC MOS_25_8mA_out    | Using 2.5V CMOS Standard, 8mA Drive     | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.4  | —    | 0.4  | —    | 0.4  | —    | 0.4  | —    | 0.4  | ns    |
| LVC MOS_25_12mA_out   | Using 2.5V CMOS Standard, 12mA Drive    | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.4  | —    | 0.4  | —    | 0.4  | —    | 0.4  | —    | 0.4  | ns    |
| LVC MOS_25_16mA_out   | Using 2.5V CMOS Standard, 16mA Drive    | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.4  | —    | 0.4  | —    | 0.4  | —    | 0.4  | —    | 0.4  | ns    |
| LVC MOS_33_4mA_out    | Using 3.3V CMOS Standard, 4mA Drive     | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 1.2  | —    | 1.2  | —    | 1.2  | —    | 1.2  | —    | 1.2  | ns    |
| LVC MOS_33_5.33mA_out | Using 3.3V CMOS Standard, 5.33mA Drive  | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 1.2  | —    | 1.2  | —    | 1.2  | —    | 1.2  | —    | 1.2  | ns    |
| LVC MOS_33_8mA_out    | Using 3.3V CMOS Standard, 8mA Drive     | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.8  | —    | 0.8  | —    | 0.8  | —    | 0.8  | —    | 0.8  | ns    |
| LVC MOS_33_12mA_out   | Using 3.3V CMOS Standard, 12mA Drive    | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | ns    |
| LVC MOS_33_16mA_out   | Using 3.3V CMOS Standard, 16mA Drive    | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | ns    |
| LVC MOS_33_20mA_out   | Using 3.3V CMOS Standard, 20mA Drive    | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.3  | —    | 0.3  | —    | 0.3  | —    | 0.3  | —    | 0.3  | ns    |
| AGP_1X_out            | Using AGP 1x Standard                   | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | ns    |
| CTT25_out             | Using CTT 2.5V                          | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.3  | —    | 0.3  | —    | 0.3  | —    | 0.3  | —    | 0.3  | ns    |
| CTT33_out             | Using CTT 3.3V                          | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.2  | —    | 0.2  | —    | 0.2  | —    | 0.2  | —    | 0.2  | ns    |
| GTL+_out              | Using GTL+                              | $t_{IOBUF}$ ,<br>$t_{IOEN}$ ,<br>$t_{IODIS}$ | —    | 0.5  | —    | 0.5  | —    | 0.5  | —    | 0.5  | —    | 0.5  | ns    |



**sysCLOCK PLL Timing****Over Recommended Operating Conditions**

| Symbol                | Parameter                                       | Conditions                                                                                               | Min      | Max      | Units |
|-----------------------|-------------------------------------------------|----------------------------------------------------------------------------------------------------------|----------|----------|-------|
| $t_{PWH}$             | Input clock, high time                          | 80% to 80%                                                                                               | 1.2      | —        | ns    |
| $t_{PWL}$             | Input clock, low time                           | 20% to 20%                                                                                               | 1.2      | —        | ns    |
| $t_R, t_F$            | Input Clock, rise and fall time                 | 20% to 80%                                                                                               | —        | 3.0      | ns    |
| $t_{INSTB}$           | Input clock stability, cycle to cycle (peak)    |                                                                                                          | —        | +/- 250  | ps    |
| $f_{MDIVIN}$          | M Divider input, frequency range                |                                                                                                          | 10       | 320      | MHz   |
| $f_{MDIVOUT}$         | M Divider output, frequency range               |                                                                                                          | 10       | 320      | MHz   |
| $f_{NDIVIN}$          | N Divider input, frequency range                |                                                                                                          | 10       | 320      | MHz   |
| $f_{NDIVOUT}$         | N Divider output, frequency range               |                                                                                                          | 10       | 320      | MHz   |
| $f_{VDIVIN}$          | V Divider input, frequency range                |                                                                                                          | 100      | 400      | MHz   |
| $f_{VDIVOUT}$         | V Divider output, frequency range               |                                                                                                          | 10       | 320      | MHz   |
| $t_{OUTDUTY}$         | Output clock, duty cycle                        |                                                                                                          | 40       | 60       | %     |
| $t_{JIT(CC)}$         | Output clock, cycle to cycle jitter (peak)      | Clean reference.<br>10 MHz < $f_{MDIVOUT}$ < 20 MHz or<br>100MHz < $f_{VDIVIN}$ < 160 MHz <sup>1</sup>   | —        | +/- 250  | ps    |
|                       |                                                 | Clean reference.<br>20 MHz < $f_{MDIVOUT}$ < 320 MHz and<br>160MHz < $f_{VDIVIN}$ < 320 MHz <sup>1</sup> | —        | +/- 150  | ps    |
| $T_{JIT(PERIOD)}^2$   | Output clock, period jitter (peak)              | Clean reference.<br>10 MHz < $f_{MDIVOUT}$ < 20 MHz or<br>100MHz < $f_{VDIVIN}$ < 160 MHz <sup>1</sup>   | —        | +/- 300  | ps    |
|                       |                                                 | Clean reference.<br>20 MHz < $f_{MDIVOUT}$ < 320 MHz and<br>160MHz < $f_{VDIVIN}$ < 320 MHz <sup>1</sup> | —        | +/- 150  | ps    |
| $t_{CLK\_OUT\_DLY}$   | Input clock to CLK_OUT delay                    | Internal feedback                                                                                        | —        | 3.0      | ns    |
| $t_{PHASE}$           | Input clock to external feedback delta          | External feedback                                                                                        | —        | 600      | ps    |
| $t_{LOCK}$            | Time to acquire phase lock after input stable   |                                                                                                          | —        | 25       | us    |
| $t_{PLL\_DELAY}$      | Delay increment (Lead/Lag)                      | Typical = +/- 250ps                                                                                      | +/- 120  | +/- 550  | ps    |
| $t_{RANGE}$           | Total output delay range (lead/lag)             |                                                                                                          | +/- 0.84 | +/- 3.85 | ns    |
| $t_{PLL\_RSTW}$       | Minimum reset pulse width                       |                                                                                                          | —        | 1.8      | ns    |
| $t_{CLK\_IN}^3$       | Global clock input delay                        |                                                                                                          | —        | 1.0      | ns    |
| $t_{PLL\_SEC\_DELAY}$ | Secondary PLL output delay ( $t_{PLL\_DELAY}$ ) |                                                                                                          | —        | 1.5      | ns    |

1. This condition assures that the output phase jitter will remain within specification.

2. Accumulated jitter measured over 10,000 waveform samples.

3. Internal timing for reference only.

## Power Estimation Equations

$$ICC = ICC\_DC + IMFB\_CPLD + IMFB\_SRAM/PDPRAM/FIFO + IMFB\_DPRAM + IMFB\_CAM + IPLL\_D$$

### ICC\_DC

Use the appropriate value for 5000MC (1.8V power supply) or 5000MV/B (2.5V/3.3V power supply) from the data sheet.

### IMFB\_CPLD

$$= ((K0 * CPLD \text{ MFB inputs} + K1 * CPLD \text{ Logical Product Terms} + K2 * CPLD \text{ GRP from MFB} + K3 * CPLD \text{ GRP from IFB}) * AF + K4) * \text{FREQ} / 1000\mu\text{A}/\text{mA}$$

### IMFB\_CAM

$$= \text{CAM Memory MFBs} * ((\text{FREQ} * K8) + K9) \text{ (CAM operating in typical mode)}$$

### IMFB\_SRAM/PDPRAM/FIFO

$$= (\text{WR\_PERCENT} * (K1 + \text{WR\_PERCENT} * 8 * K0 + K10 + K11) + \text{RD\_PERCENT} * (K1 + 128 * \text{RD\_PERCENT} * K0 + 8 * \text{OSW\_PERCENT} * K2)) * \text{SRAM/PDPRAM/FIFO Memory MFBs} * \text{FREQ} / 1000\mu\text{A}/\text{mA}$$

### IMFB\_DPRAM

$$= (\text{WR\_PERCENT} * (2 * K1 + 2 * \text{WR\_PERCENT} * 8 * K0 + K10 + K11) + \text{RD\_PERCENT} * (2 * K1 + 2 * 128 * \text{RD\_PERCENT} * K0 + 8 * \text{OSW\_PERCENT} * K2)) * \text{DPRAM Memory MFBs} * \text{FREQ} / 1000\mu\text{A}/\text{mA}$$

### IPLL\_D

$$= K5 * \text{PLL\_FREQ} * \text{number of PLLs used. IPPL\_D is the PLL digital component of the VCC supply current.}$$

Analog portion of PLL supply current consumption, from PLL power pin:

$$IPLL\_A = (K6 * \text{PLL\_FREQ} + K7) * \text{number of PLLs used}$$

Notes:

- ICC = Current consumption of VCC power supply (mA)
- ICC-DC = ICC DC component – Current consumption at 0Mhz (mA)
- IMFB\_CPLD = CPLD (non-memory logic) current consumption (mA)
- IMFB\_SRAM/PDPRAM/FIFO = Current consumption for SRAM, PDPRAM, and FIFO (mA)
- IMFB\_DPRAM = Current consumption for DPRAM (mA)
- IMFB\_CAM = Current consumption for CAM (mA)
- IPLL\_D = PLL Current consumption of digital VCC power supply (mA)
- IPLL\_A = PLL analog power pin current consumption (VCCP pin)

## ispXPLD 5256MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 256 fpBGA<br>Ball Number                     |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|----------------------------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |                                              |
| 0          | 61N       | H30                            | G17               | H17         | H31             | B1                                           |
| 0          | 61P       | H28                            | G16               | H16         | H29             | C1                                           |
| 0          | 62N       | H26                            | G15               | H15         | H27             | D3                                           |
| 0          | 62P       | H24                            | G14               | H14         | H25             | C2                                           |
| 0          | 63N       | H22                            | G13               | H13         | H23             | E3                                           |
| 0          | 63P       | H21                            | G12               | H12         | -               | D2                                           |
| -          | -         | VCC                            | -                 | -           | -               | VCC                                          |
| 0          | 64N       | H20                            | G11               | H11         | -               | E2                                           |
| 0          | 64P       | H18/CLK_OUT0                   | G10               | H10         | H19             | F2                                           |
| 0          | 65N       | H16                            | G9                | H9          | H17             | F1                                           |
| 0          | 65P       | H14                            | G8                | H8          | H15             | G1                                           |
| -          | -         | GND                            | -                 | -           | -               | GND                                          |
| 0          | 66N       | H12                            | G7                | H7          | H13             | F3                                           |
| -          | -         | VCCO0                          | -                 | -           | -               | VCCO0                                        |
| 0          | 66P       | H10                            | G6                | H6          | H11             | G5                                           |
| -          | -         | GND (Bank 0)                   | -                 | -           | -               | GND (Bank 0)                                 |
| 0          | 67N       | H8                             | G5                | H5          | H9              | H5                                           |
| 0          | 67P       | H6/PLL_RST0                    | G4                | H4          | H7              | G4                                           |
| 0          | 68N       | H5                             | -                 | -           | -               | G3                                           |
| 0          | 68P       | H4/PLL_FBK0                    | -                 | -           | -               | H3                                           |
| 0          | 69N       | H2                             | -                 | -           | H3              | G2                                           |
| 0          | 69P       | H0                             | -                 | -           | H1              | H1                                           |
| -          | GCLK0P    | GCLK0                          | -                 | -           | -               | H2                                           |
| -          | -         | VCCJ                           | -                 | -           | -               | See Power Supply and<br>NC Connections Table |
| -          | GCLK0N    | GCLK1                          | -                 | -           | -               | J2                                           |
| -          | -         | GND                            | -                 | -           | -               | GND                                          |
| -          | -         | TDI                            | -                 | -           | -               | H6                                           |
| -          | -         | TMS                            | -                 | -           | -               | H4                                           |
| -          | -         | TCK                            | -                 | -           | -               | J6                                           |
| -          | -         | TDO                            | -                 | -           | -               | K2                                           |
| 1          | 0P        | A0/DATA0                       | A0                | B0          | A1              | K3                                           |
| 1          | 0N        | A2/DATA1                       | A1                | B1          | A3              | J3                                           |
| 1          | 1P        | A4/DATA2                       | A2                | B2          | -               | J5                                           |
| 1          | 1N        | A5/DATA3                       | A3                | B3          | -               | J4                                           |
| 1          | 2P        | A6/DATA4                       | A4                | B4          | A7              | L2                                           |
| 1          | 2N        | A8/DATA5                       | A5                | B5          | A9              | M1                                           |
| -          | -         | GND (Bank 1)                   | -                 | -           | -               | GND (Bank 1)                                 |
| 1          | 3P        | A10/DATA6                      | A6                | B6          | A11             | K4                                           |
| -          | -         | VCCO1                          | -                 | -           | -               | VCCO1                                        |
| 1          | 3N        | A12/DATA7                      | A7                | B7          | A13             | L3                                           |
| -          | -         | GND                            | -                 | -           | -               | GND                                          |
| 1          | 4P        | A14/INITB                      | A8                | B8          | A15             | K5                                           |

## ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 256 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |                          |
| 1          | 4N        | A16/CSB                        | A9                | B9          | A17             | L5                       |
| 1          | 5P        | A18/READ                       | A10               | B10         | A19             | N1                       |
| 1          | 5N        | A20/CCLK                       | A11               | B11         | A21             | M2                       |
| -          | -         | VCC                            | -                 | -           | -               | VCC                      |
| -          | -         | DONE                           | -                 | -           | -               | M4                       |
| 1          | 6P        | A22                            | A12               | B12         | A23             | N3                       |
| 1          | 6N        | A24                            | A13               | B13         | A25             | P4                       |
| 1          | 7P        | A26                            | A14               | B14         | A27             | N5                       |
| 1          | 7N        | A28                            | A15               | B15         | A29             | M6                       |
| -          | -         | PROGRAMB                       | -                 | -           | -               | R3                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -               | GND (Bank 1)             |
| -          | -         | VCCO1                          | -                 | -           | -               | VCCO1                    |
| -          | -         | CFG0                           | -                 | -           | -               | L8                       |
| 1          | 8P        | B2                             | A16               | B16         | B3              | T7                       |
| 1          | 8N        | B4                             | A17               | B17         | -               | R7                       |
| 1          | 9P        | B5                             | A18               | B18         | -               | N7                       |
| 1          | 9N        | B6                             | A19               | B19         | B7              | P7                       |
| 1          | 10P       | B8                             | A20               | B20         | B9              | T8                       |
| 1          | 10N       | B10                            | A21               | B21         | B11             | R8                       |
| 1          | 11P       | B12                            | A22               | B22         | B13             | M8                       |
| 1          | 11N       | B14                            | A23               | B23         | B15             | P8                       |
| 1          | -         | B16/VREF1                      | -                 | -           | B17             | L9                       |
| 1          | 12P       | B18                            | A24               | B24         | B19             | N8                       |
| 1          | 12N       | B20                            | A25               | B25         | -               | M9                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -               | GND (Bank 1)             |
| 1          | 13P       | B21                            | A26               | B26         | -               | N10                      |
| -          | -         | VCCO1                          | -                 | -           | -               | VCCO1                    |
| 1          | 13N       | B22                            | A27               | B27         | B23             | T9                       |
| 1          | 14P       | B24                            | A28               | B28         | B25             | T10                      |
| 1          | 14N       | B26                            | A29               | B29         | B27             | R9                       |
| -          | -         | VCC                            | -                 | -           | -               | VCC                      |
| 1          | 15P       | B28                            | A30               | B30         | B29             | P9                       |
| 1          | 15N       | B30                            | A31               | B31         | B31             | N9                       |
| 2          | 16P       | C0                             | C0                | D0          | C1              | T11                      |
| 2          | 16N       | C2                             | C1                | D1          | C3              | T12                      |
| 2          | 17P       | C4                             | C2                | D2          | -               | P10                      |
| 2          | 17N       | C5                             | C3                | D3          | -               | R10                      |
| 2          | 18P       | C6                             | C4                | D4          | C7              | R11                      |
| -          | -         | VCCO2                          | -                 | -           | -               | VCCO2                    |
| 2          | 18N       | C8                             | C5                | D5          | C9              | M10                      |
| -          | -         | GND (Bank 2)                   | -                 | -           | -               | GND (Bank 2)             |
| 2          | 19P       | C10                            | C6                | D6          | C11             | M11                      |
| 2          | 19N       | C12                            | C7                | D7          | C13             | T13                      |

## ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 256 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |                          |
| 3          | 51N       | F2                             | E1                | F1          | F3              | B8                       |
| 3          | 51P       | F0                             | E0                | F0          | F1              | C8                       |
| 0          | 52N       | G30                            | G31               | H31         | G31             | B7                       |
| 0          | 52P       | G28                            | G30               | H30         | G29             | A7                       |
| -          | -         | GND                            | -                 | -           | -               | NC                       |
| 0          | 53N       | G26                            | G29               | H29         | G27             | D7                       |
| 0          | 53P       | G24                            | G28               | H28         | G25             | C7                       |
| 0          | 54N       | G22                            | G27               | H27         | G23             | B6                       |
| -          | -         | VCCO0                          | -                 | -           | -               | VCCO0                    |
| 0          | 54P       | G21                            | G26               | H26         | -               | E7                       |
| -          | -         | GND (Bank 0)                   | -                 | -           | -               | GND (Bank 0)             |
| 0          | 55N       | G20                            | G25               | H25         | -               | E6                       |
| 0          | 55P       | G18                            | G24               | H24         | G19             | A6                       |
| 0          | 56N       | G16/VREF0                      | G3                | H3          | G17             | A5                       |
| 0          | 56P       | G14                            | G2                | H2          | G15             | A4                       |
| 0          | 57N       | G12                            | G23               | H23         | G13             | B5                       |
| 0          | 57P       | G10                            | G22               | H22         | G11             | A3                       |
| 0          | 58N       | G8                             | G21               | H21         | G9              | B4                       |
| 0          | 58P       | G6                             | G20               | H20         | G7              | B3                       |
| 0          | 59N       | G5                             | G19               | H19         | -               | C5                       |
| 0          | 59P       | G4                             | G18               | H18         | -               | C6                       |
| 0          | 60N       | G2                             | G1                | H1          | G3              | D5                       |
| 0          | 60P       | G0                             | G0                | H0          | G1              | D6                       |
| -          | -         | VCCO0                          | -                 | -           | -               | VCCO0                    |
| -          | -         | GND (Bank 0)                   | -                 | -           | -               | GND (Bank 0)             |

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs

## ispXPLD 5512MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs |             | Alternate Input | 208 PQFP Pin Number                       | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|-----------------------------|-------------------|-------------|-----------------|-------------------------------------------|-----------------------|-----------------------|
|            |           |                             | Macrocell 1       | Macrocell 2 |                 |                                           |                       |                       |
| 2          | 47N       | G26                         | —                 | —           | G27             | 108                                       | N14                   | V19                   |
| —          | —         | GND (Bank 2)                | —                 | —           | —               | 109                                       | GND (Bank 2)          | GND (Bank 2)          |
| 2          | 48P       | G28                         | F16               | H16         | G29             | 110                                       | N16                   | T18                   |
| 2          | 48N       | G30                         | F17               | H17         | G31             | 111                                       | M16                   | R17                   |
| 2          | 49P       | H0                          | F18               | H18         | H1              | 112                                       | M14                   | U19                   |
| 2          | 49N       | H2                          | F19               | H19         | H3              | 113                                       | M15                   | T19                   |
| 2          | 50P       | H4                          | E24               | —           | H5              | —                                         | —                     | V20                   |
| —          | —         | V <sub>CC</sub>             | —                 | —           | —               | 114                                       | VCC                   | VCC                   |
| 2          | 50N       | H6                          | E26               | —           | H7              | —                                         | NC                    | U20                   |
| 2          | 51P       | H8                          | F20               | H20         | H9              | 115                                       | L13                   | W20                   |
| 2          | 51N       | H10                         | F21               | H21         | H11             | 116                                       | L12                   | Y21                   |
| 2          | 52P       | H12                         | F22               | H22         | H13             | 117                                       | L15                   | R18                   |
| 2          | 52N       | H14                         | F23               | H23         | H15             | 118                                       | L16                   | R19                   |
| —          | —         | GND                         | —                 | —           | —               | 119                                       | GND                   | GND                   |
| 2          | 53P       | H16                         | F24               | H24         | H17             | 120                                       | L14                   | W21                   |
| —          | —         | V <sub>CCO2</sub>           | —                 | —           | —               | 121                                       | V <sub>CCO2</sub>     | V <sub>CCO2</sub>     |
| 2          | 53N       | H18                         | F25               | H25         | H19             | 122                                       | K15                   | Y22                   |
| —          | —         | GND (Bank 2)                | —                 | —           | —               | 123                                       | GND (Bank 2)          | GND (Bank 2)          |
| 2          | 54P       | H20                         | F26               | H26         | H21             | 124                                       | K14                   | R20                   |
| 2          | 54N       | H22                         | F27               | H27         | H23             | 125                                       | K12                   | P20                   |
| 2          | 55P       | H24                         | F28               | H28         | H25             | 126                                       | K13                   | T21                   |
| 2          | 55N       | H26                         | F29               | H29         | H27             | 127                                       | J13                   | R21                   |
| 2          | 56P       | H28                         | F30               | H30         | H29             | 128                                       | J14                   | U21                   |
| 2          | 56N       | H30                         | F31               | H31         | H31             | 129                                       | J12                   | V21                   |
| —          | —         | TOE                         | —                 | —           | —               | 130                                       | J15                   | W22                   |
| —          | —         | RESET                       | —                 | —           | —               | 131                                       | J11                   | V22                   |
| —          | —         | GOE0                        | —                 | —           | —               | 132                                       | H11                   | T22                   |
| —          | —         | GOE1                        | —                 | —           | —               | 133                                       | H13                   | R22                   |
| —          | —         | GNDP                        | —                 | —           | —               | See Power Supply and NC Connections Table |                       |                       |
| —          | GCLK3N    | GCLK2                       | —                 | —           | —               | 135                                       | H15                   | P16                   |
| —          | —         | V <sub>CCP</sub>            | —                 | —           | —               | See Power Supply and NC Connections Table |                       |                       |
| —          | GCLK3P    | GCLK3                       | —                 | —           | —               | 137                                       | H16                   | N16                   |
| 3          | 57N       | I30                         | —                 | —           | I31             | 138                                       | H14                   | J22                   |
| 3          | 57P       | I28                         | —                 | —           | I29             | 139                                       | G16                   | H22                   |
| 3          | 58N       | I26                         | —                 | —           | I27             | 140                                       | G15                   | E22                   |
| 3          | 58P       | I24/PLL_FBK1                | —                 | —           | I25             | 141                                       | F15                   | E21                   |
| 3          | 59N       | I22/PLL_RST1                | I27               | K27         | I23             | 142                                       | H12                   | G22                   |
| 3          | 59P       | I20                         | I26               | K26         | I21             | 143                                       | G14                   | F21                   |
| —          | —         | GND (Bank 3)                | —                 | —           | —               | 144                                       | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 60N       | I18                         | I25               | K25         | I19             | 145                                       | F16                   | H21                   |
| —          | —         | V <sub>CCO3</sub>           | —                 | —           | —               | 146                                       | V <sub>CCO3</sub>     | V <sub>CCO3</sub>     |
| 3          | 60P       | I16                         | I24               | K24         | I17             | 147                                       | E16                   | G21                   |
| —          | —         | GND                         | —                 | —           | —               | 148                                       | GND                   | GND                   |

## ispXPLD 5512MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs |             | Alternate Input | 208 PQFP Pin Number | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|-----------------------------|-------------------|-------------|-----------------|---------------------|-----------------------|-----------------------|
|            |           |                             | Macrocell 1       | Macrocell 2 |                 |                     |                       |                       |
| 3          | 61N       | I14                         | I23               | K23         | I15             | 149                 | G13                   | D22                   |
| 3          | 61P       | I12                         | I22               | K22         | I13             | 150                 | G12                   | D21                   |
| 3          | 62N       | I10                         | I21               | K21         | I11             | 151                 | F14                   | J20                   |
| 3          | 62P       | I8/CLK_OUT1                 | I20               | K20         | I9              | 152                 | E15                   | J19                   |
| 3          | 63N       | I6                          | K31               | —           | I7              | —                   | F12                   | E20                   |
| —          | —         | V <sub>CC</sub>             | —                 | —           | —               | 153                 | VCC                   | VCC                   |
| 3          | 63P       | I4                          | K30               | L30         | I5              | —                   | F13                   | F20                   |
| 3          | 64N       | I2                          | K29               | L28         | I3              | —                   | D16                   | H17                   |
| 3          | 64P       | I0                          | K28               | L26         | I1              | —                   | D15                   | H18                   |
| —          | —         | GND (Bank 3)                | —                 | —           | —               | —                   | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 65N       | J30                         | K27               | —           | J31             | —                   | —                     | J18                   |
| —          | —         | V <sub>CCO3</sub>           | —                 | —           | —               | —                   | V <sub>CCO3</sub>     | V <sub>CCO3</sub>     |
| 3          | 65P       | J28                         | K26               | —           | J29             | —                   | —                     | H19                   |
| 3          | 66N       | J26                         | K25               | —           | J27             | —                   | —                     | G20                   |
| 3          | 66P       | J24                         | K24               | —           | J25             | —                   | —                     | G19                   |
| 3          | 67N       | J22                         | K23               | —           | J23             | —                   | —                     | C22                   |
| 3          | 67P       | J20                         | K22               | —           | J21             | —                   | —                     | C21                   |
| 3          | 68N       | J18                         | K21               | —           | J19             | —                   | —                     | D20                   |
| 3          | 68P       | J16                         | K20               | —           | J17             | —                   | —                     | C19                   |
| 3          | 69N       | J14                         | K19               | —           | J15             | —                   | C16                   | F19                   |
| 3          | 69P       | J12                         | K18               | —           | J13             | —                   | B16                   | E19                   |
| —          | —         | GND (Bank 3)                | —                 | —           | —               | —                   | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 70N       | J10                         | K17               | —           | J11             | —                   | C15                   | G18                   |
| —          | —         | V <sub>CCO3</sub>           | —                 | —           | —               | —                   | V <sub>CCO3</sub>     | V <sub>CCO3</sub>     |
| 3          | 70P       | J8                          | K16               | —           | J9              | —                   | B15                   | F18                   |
| 3          | 71N       | J6                          | K15               | —           | J7              | —                   | E14                   | B20                   |
| 3          | 71P       | J4                          | K14               | —           | J5              | —                   | D14                   | B19                   |
| 3          | 72N       | J2                          | K13               | —           | J3              | —                   | E13                   | A20                   |
| 3          | 72P       | J0                          | K12               | —           | J1              | —                   | A15                   | A19                   |
| 3          | 73N       | K30                         | I19               | K19         | K31             | 154                 | D12                   | D18                   |
| 3          | 73P       | K28                         | I18               | K18         | K29             | 155                 | B14                   | C18                   |
| 3          | 74N       | K26                         | I17               | K17         | K27             | 156                 | C13                   | G17                   |
| 3          | 74P       | K24                         | I16               | K16         | K25             | 157                 | A14                   | F16                   |
| 3          | 75N       | K22                         | I31               | K31         | K23             | 158                 | A13                   | E17                   |
| 3          | 75P       | K21                         | I30               | K30         | —               | 159                 | B13                   | D17                   |
| —          | —         | GND (Bank 3)                | —                 | —           | —               | 160                 | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 76N       | K20                         | K11               | L21         | —               | —                   | D11                   | B18                   |
| —          | —         | V <sub>CCO3</sub>           | —                 | —           | —               | 161                 | V <sub>CCO3</sub>     | V <sub>CCO3</sub>     |
| 3          | 76P       | K18                         | K10               | L20         | K19             | —                   | B12                   | A18                   |
| 3          | 77N       | K16                         | K9                | L18         | K17             | —                   | C12                   | C17                   |
| 3          | 77P       | K14                         | K8                | L16         | K15             | —                   | E11                   | B17                   |
| 3          | 78N       | K12                         | K7                | L12         | K13             | —                   | —                     | C16                   |
| 3          | 78P       | K10                         | K6                | L10         | K11             | —                   | —                     | B16                   |

## ispXPLD 5768MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate<br>Inputs | 256 fpBGA<br>Ball Number                     | 484 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|----------------------------------------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                     |                                              |                          |
| 0          | 143N      | U22                            | U27               | W27         | U23                 | —                                            | K6                       |
| -          | -         | VCCO0                          | -                 | -           | -                   | VCCO0                                        | VCCO0                    |
| 0          | 143P      | U20                            | U26               | W26         | U21                 | —                                            | K3                       |
| -          | -         | GND (Bank 0)                   | -                 | -           | -                   | GND (Bank 0)                                 | GND (Bank 0)             |
| 0          | 144N      | U18                            | U25               | W25         | U19                 | —                                            | K5                       |
| 0          | 144P      | U16                            | U24               | W24         | U17                 | —                                            | K2                       |
| 0          | 145N      | U14                            | U23               | W23         | U15                 | —                                            | L5                       |
| 0          | 145P      | U12                            | U22               | W22         | U13                 | —                                            | K1                       |
| 0          | 146N      | U10                            | U21               | W21         | U11                 | —                                            | L6                       |
| 0          | 146P      | U8                             | U20               | W20         | U9                  | —                                            | L1                       |
| 0          | 147N      | U6                             | U19               | W19         | U7                  | —                                            | M5                       |
| 0          | 147P      | U4                             | U18               | W18         | U5                  | —                                            | L2                       |
| 0          | 148N      | U2                             | U17               | W17         | U3                  | —                                            | N5                       |
| -          | -         | VCCO0                          | -                 | -           | -                   | VCCO0                                        | VCCO0                    |
| 0          | 148P      | U0                             | U16               | W16         | U1                  | —                                            | L3                       |
| -          | -         | GND (Bank 0)                   | -                 | -           | -                   | GND (Bank 0)                                 | GND (Bank 0)             |
| 0          | 149N      | W30                            | U15               | W15         | W31                 | —                                            | M6                       |
| 0          | 149P      | W28                            | U14               | W14         | W29                 | —                                            | M2                       |
| 0          | 150N      | W26                            | U13               | W13         | W27                 | —                                            | P5                       |
| -          | -         | VCC                            | -                 | -           | -                   | VCC                                          | VCC                      |
| 0          | 150P      | W24                            | U12               | W12         | W25                 | —                                            | P6                       |
| 0          | 151N      | W22                            | U11               | W11         | W23                 | —                                            | M3                       |
| 0          | 151P      | W20                            | U10               | W10         | W21                 | —                                            | N6                       |
| 0          | 152N      | W18                            | U9                | W9          | W19                 | —                                            | N2                       |
| 0          | 152P      | W16                            | U8                | W8          | W17                 | —                                            | P1                       |
| -          | -         | GND                            | -                 | -           | -                   | GND                                          | GND                      |
| 0          | 153N      | W14                            | U7                | W7          | W15                 | —                                            | N3                       |
| -          | -         | VCCO0                          | -                 | -           | -                   | VCCO0                                        | VCCO0                    |
| 0          | 153P      | W12                            | U6                | W6          | W13                 | —                                            | M8                       |
| -          | -         | GND (Bank 0)                   | -                 | -           | -                   | GND (Bank 0)                                 | GND (Bank 0)             |
| 0          | 154N      | W10                            | U5                | W5          | W11                 | —                                            | N8                       |
| 0          | 154P      | W8                             | U4                | W4          | -                   | —                                            | P2                       |
| 0          | 155N      | W6                             | U3                | W3          | W7                  | —                                            | P8                       |
| 0          | 155P      | W4                             | U2                | W2          | W5                  | —                                            | N4                       |
| 0          | 156N      | W2                             | U1                | W1          | W3                  | G2                                           | H1                       |
| 0          | 156P      | W0                             | U0                | W0          | W1                  | H1                                           | J1                       |
| -          | GCLK0P    | GCLK0                          | -                 | -           | -                   | H2                                           | N7                       |
| -          | -         | VCCJ                           | -                 | -           | -                   | See Power Supply and<br>NC Connections Table |                          |
| -          | GCLK0N    | GCLK1                          | -                 | -           | -                   | J2                                           | P7                       |
| -          | -         | GND                            | -                 | -           | -                   | GND                                          | GND                      |
| -          | -         | TDI                            | -                 | -           | -                   | H6                                           | R1                       |
| -          | -         | TMS                            | -                 | -           | -                   | H4                                           | R2                       |



## ispXPLD 5768MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate<br>Inputs | 256 fpBGA<br>Ball Number | 484 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--------------------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                     |                          |                          |
| 2          | 29N       | E2                             | F1                | H1          | E3                  | T12                      | AA12                     |
| -          | -         | GND                            | -                 | -           | -                   | GND                      | GND                      |
| 2          | 30P       | E4                             | F2                | H2          | E5                  | P10                      | Y12                      |
| 2          | 30N       | E6                             | F3                | H3          | E7                  | R10                      | AA13                     |
| 2          | 31P       | E8                             | F4                | H4          | E9                  | R11                      | V12                      |
| -          | -         | VCCO2                          | -                 | -           | -                   | VCCO2                    | VCCO2                    |
| 2          | 31N       | E10                            | F5                | H5          | E11                 | M10                      | U12                      |
| -          | -         | GND (Bank 2)                   | -                 | -           | -                   | GND (Bank 2)             | GND (Bank 2)             |
| 2          | 32P       | E12                            | F6                | H6          | E13                 | M11                      | AB13                     |
| 2          | 32N       | E14                            | F7                | H7          | E15                 | T13                      | Y13                      |
| 2          | 33P       | E16                            | H0                | -           | E17                 | P11                      | V13                      |
| 2          | 33N       | E18/VREF2                      | H1                | -           | E19                 | T14                      | W13                      |
| 2          | 34P       | E20                            | F8                | H8          | E21                 | R12                      | V14                      |
| 2          | 34N       | E22                            | F9                | H9          | E23                 | R13                      | W14                      |
| 2          | 35P       | E24                            | F10               | H10         | E25                 | N11                      | Y14                      |
| 2          | 35N       | E26                            | F11               | H11         | E27                 | T15                      | AB14                     |
| 2          | 36P       | E28                            | F12               | H12         | E29                 | R14                      | AB15                     |
| 2          | 36N       | E30                            | F13               | H13         | E31                 | N12                      | AA15                     |
| 2          | 37P       | F0                             | F14               | H14         | F1                  | P12                      | U13                      |
| -          | -         | VCCO2                          | -                 | -           | -                   | VCCO2                    | VCCO2                    |
| 2          | 37N       | F2                             | F15               | H15         | F3                  | R15                      | U14                      |
| -          | -         | GND (Bank 2)                   | -                 | -           | -                   | GND (Bank 2)             | GND (Bank 2)             |
| 2          | 38P       | F4                             | H2                | E0          | F5                  | —                        | W15                      |
| 2          | 38N       | F6                             | H3                | E2          | F7                  | —                        | W16                      |
| 2          | 39P       | F8                             | H4                | E4          | F9                  | —                        | Y16                      |
| 2          | 39N       | F10                            | H5                | E6          | F11                 | —                        | AA16                     |
| 2          | 40P       | F12                            | H6                | E8          | F13                 | —                        | AB16                     |
| 2          | 40N       | F14                            | H7                | E10         | F15                 | —                        | AA17                     |
| 2          | 41P       | F16                            | H8                | E12         | F17                 | —                        | Y17                      |
| 2          | 41N       | F18                            | H9                | E16         | F19                 | —                        | AA18                     |
| 2          | 42P       | F20                            | H10               | E20         | F21                 | —                        | W17                      |
| -          | -         | VCC                            | -                 | -           | -                   | VCC                      | VCC                      |
| 2          | 42N       | F22                            | H11               | E22         | F23                 | —                        | W18                      |
| -          | -         | GND                            | -                 | -           | -                   | GND                      | GND                      |
| 2          | 43P       | F24                            | H12               | -           | F25                 | —                        | V15                      |
| -          | -         | VCCO2                          | -                 | -           | -                   | VCCO2                    | VCCO2                    |
| 2          | 43N       | F26                            | H13               | -           | F27                 | —                        | U15                      |
| -          | -         | GND (Bank 2)                   | -                 | -           | -                   | GND (Bank 2)             | GND (Bank 2)             |
| 2          | 44P       | F28                            | H14               | -           | F29                 | P13                      | Y18                      |
| 2          | 44N       | F30                            | H15               | -           | F31                 | P15                      | V17                      |
| 2          | 45P       | G0                             | H16               | -           | G1                  | M13                      | V16                      |
| 2          | 45N       | G2                             | H17               | -           | G3                  | P14                      | U16                      |
| 2          | 46P       | G4                             | H18               | -           | G5                  | —                        | AB18                     |

## ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs |             | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
|            |           |                            | Macrocell 1       | Macrocell 2 |                 |                       |                       |
| -          | GCLK3P    | GCLK3                      | -                 | -           | -               | N16                   | N24                   |
| 3          | 93N       | R0                         | T31               | R31         | R1              | J22                   | N23                   |
| 3          | 93P       | R2                         | T30               | R30         | R3              | H22                   | N22                   |
| 3          | 94N       | R4                         | T29               | R29         | R5              | N19                   | M26                   |
| 3          | 94P       | R6                         | T28               | R28         | R7              | P15                   | M25                   |
| 3          | 95N       | R8                         | T27               | R27         | R9              | P21                   | M23                   |
| 3          | 95P       | R10                        | T26               | R26         | R11             | N15                   | M22                   |
| -          | -         | GND (Bank 3)               | -                 | -           | -               | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 96N       | R12                        | T25               | R25         | R13             | M15                   | N20                   |
| -          | -         | VCCO3                      | -                 | -           | -               | VCCO3                 | VCCO3                 |
| 3          | 96P       | R14                        | T24               | R24         | R15             | N20                   | M20                   |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 3          | 97N       | R16                        | T23               | R23         | R17             | P22                   | N21                   |
| 3          | 97P       | R18                        | T22               | R22         | R19             | N21                   | M21                   |
| 3          | 98N       | R20                        | T21               | R21         | R21             | N17                   | M24                   |
| 3          | 98P       | R22                        | T20               | R20         | R23             | M20                   | L24                   |
| 3          | 99N       | R24                        | T19               | R19         | R25             | P17                   | L23                   |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 3          | 99P       | R26                        | T18               | R18         | R27             | P18                   | L22                   |
| 3          | 100N      | R28                        | T17               | R17         | R29             | M21                   | L25                   |
| 3          | 100P      | R30                        | T16               | R16         | R31             | M17                   | K26                   |
| -          | -         | GND (Bank 3)               | -                 | -           | -               | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 101N      | T0                         | T15               | R15         | T1              | L20                   | K25                   |
| -          | -         | VCCO3                      | -                 | -           | -               | VCCO3                 | VCCO3                 |
| 3          | 101P      | T2                         | T14               | R14         | T3              | N18                   | K24                   |
| 3          | 102N      | T4                         | T13               | R13         | T5              | L21                   | K23                   |
| 3          | 102P      | T6                         | T12               | R12         | T7              | M18                   | K22                   |
| 3          | 103N      | T8                         | T11               | R11         | T9              | L22                   | J25                   |
| 3          | 103P      | T10                        | T10               | R10         | T11             | L17                   | J24                   |
| 3          | 104N      | T12                        | T9                | R9          | T13             | K22                   | L21                   |
| 3          | 104P      | T14                        | T8                | R8          | T15             | L18                   | K21                   |
| 3          | 105N      | T16                        | T7                | R7          | T17             | K21                   | L20                   |
| 3          | 105P      | T18                        | T6                | R6          | T19             | K18                   | K20                   |
| -          | -         | GND (Bank 3)               | -                 | -           | -               | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 106N      | T20                        | T5                | R5          | T21             | K20                   | J23                   |
| -          | -         | VCCO3                      | -                 | -           | -               | VCCO3                 | VCCO3                 |
| 3          | 106P      | T22                        | T4                | R4          | T23             | K17                   | J22                   |
| 3          | 107N      | T24                        | T3                | R3          | T25             | K19                   | J26                   |
| 3          | 107P      | T26                        | T2                | R2          | T27             | J17                   | H26                   |
| 3          | 108N      | T28                        | T1                | R1          | T29             | E22                   | H25                   |
| 3          | 108P      | T30/PLL_FBK1               | T0                | R0          | T31             | E21                   | H24                   |
| 3          | 109N      | U0/PLL_RST1                | X27               | V27         | U1              | G22                   | H23                   |
| 3          | 109P      | U2                         | X26               | V26         | U3              | F21                   | H22                   |

## ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs |             | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
|            |           |                            | Macrocell 1       | Macrocell 2 |                 |                       |                       |
| 3          | 126N      | W4                         | V11               | U21         | W5              | B18                   | E19                   |
| -          | -         | VCCO3                      | -                 | -           | -               | VCCO3                 | VCCO3                 |
| 3          | 126P      | W6                         | V10               | U20         | W7              | A18                   | E18                   |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 3          | 127N      | W8                         | V9                | U18         | W9              | C17                   | C24                   |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 3          | 127P      | W10                        | V8                | U16         | W11             | B17                   | C23                   |
| 3          | 128N      | W12                        | V7                | U12         | W13             | C16                   | D22                   |
| 3          | 128P      | W14                        | V6                | U10         | W15             | B16                   | D21                   |
| 3          | 129N      | W16                        | V5                | U8          | W17             | F13                   | E21                   |
| 3          | 129P      | W18                        | V4                | U6          | W19             | F15                   | D20                   |
| 3          | 130N      | W20                        | V3                | U5          | W21             | D16                   | D19                   |
| 3          | 130P      | W22                        | V2                | U4          | W23             | E16                   | D18                   |
| 3          | 131N      | W24                        | V1                | U2          | W25             | A16                   | C22                   |
| 3          | 131P      | W26                        | V0                | U0          | W27             | A15                   | C21                   |
| -          | -         | GND (Bank 3)               | -                 | -           | -               | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 132N      | W28                        | X15               | V15         | W29             | B15                   | C20                   |
| -          | -         | VCCO3                      | -                 | -           | -               | VCCO3                 | VCCO3                 |
| 3          | 132P      | W30                        | X14               | V14         | W31             | A14                   | C19                   |
| 3          | 133N      | X0                         | X13               | V13         | X1              | D15                   | C18                   |
| 3          | 133P      | X2                         | X12               | V12         | X3              | E15                   | C17                   |
| 3          | 134N      | X4                         | X11               | V11         | X5              | D14                   | B24                   |
| 3          | 134P      | X6                         | X10               | V10         | X7              | F14                   | B23                   |
| 3          | 135N      | X8                         | X9                | V9          | X9              | A13                   | B22                   |
| 3          | 135P      | X10                        | X8                | V8          | X11             | B13                   | B21                   |
| 3          | 136N      | X12/VREF3                  | X29               | V29         | X13             | C14                   | B20                   |
| 3          | 136P      | X14                        | X28               | V28         | X15             | E14                   | B19                   |
| 3          | 137N      | X16                        | X7                | V7          | X17             | E13                   | B18                   |
| 3          | 137P      | X18                        | X6                | V6          | X19             | F12                   | B17                   |
| -          | -         | GND (Bank 3)               | -                 | -           | -               | GND (Bank 3)          | GND (Bank 3)          |
| 3          | 138N      | X20                        | X5                | V5          | X21             | D13                   | A24                   |
| -          | -         | VCCO3                      | -                 | -           | -               | VCCO3                 | VCCO3                 |
| 3          | 138P      | X22                        | X4                | V4          | X23             | C13                   | A23                   |
| 3          | 139N      | X24                        | X3                | V3          | X25             | E12                   | A22                   |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 3          | 139P      | X26                        | X2                | V2          | X27             | C12                   | A21                   |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 3          | 140N      | X28                        | X1                | V1          | X29             | B12                   | A20                   |
| 3          | 140P      | X30                        | X0                | V0          | X31             | A12                   | A19                   |
| 0          | 141N      | Y30                        | Y31               | AA31        | Y31             | E11                   | A18                   |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 0          | 141P      | Y28                        | Y30               | AA30        | Y29             | C11                   | A17                   |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |

---

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs.

SELECT DEVICES  
DISCONTINUED

## Lead-Free Packaging

## ispXPLD 5000MC (1.8V) Lead-Free Commercial Devices

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MC  | LC5256MC-4FN256C   | 256        | 1.8         | 4.0                  | Lead-free fpBGA | 256            | 141 | C     |
|           | LC5256MC-5FN256C   | 256        | 1.8         | 5.0                  | Lead-free fpBGA | 256            | 141 | C     |
|           | LC5256MC-75FN256C  | 256        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 141 | C     |
| LC5512MC  | LC5512MC-45QN208C  | 512        | 1.8         | 4.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MC-75QN208C  | 512        | 1.8         | 7.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MC-45FN256C  | 512        | 1.8         | 4.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MC-75FN256C  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MC-45FN484C  | 512        | 1.8         | 4.5                  | Lead-free fpBGA | 484            | 253 | C     |
|           | LC5512MC-75FN484C  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 253 | C     |
| LC5768MC  | LC5768MC-5FN256C   | 768        | 1.8         | 5.0                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MC-75FN256C  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MC-5FN484C   | 768        | 1.8         | 5.0                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC5768MC-75FN484C  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
| LC51024MC | LC51024MC-52FN484C | 1024       | 1.8         | 5.2                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MC-75FN484C | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MC-52FN672C | 1024       | 1.8         | 5.2                  | Lead-free fpBGA | 672            | 381 | C     |
|           | LC51024MC-75FN672C | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 672            | 381 | C     |

## ispXPLD 5000MC (1.8V) Lead-Free Industrial Devices

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MC  | LC5256MC-5FN256I   | 256        | 1.8         | 5.0                  | Lead-free fpBGA | 256            | 141 | I     |
|           | LC5256MC-75FN256I  | 256        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 141 | I     |
| LC5512MC  | LC5512MC-75QN208I  | 512        | 1.8         | 7.5                  | Lead-free PQFP  | 208            | 149 | I     |
|           | LC5512MC-75FN256I  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5512MC-75FN484I  | 512        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 253 | I     |
| LC5768MC  | LC5768MC-75FN256I  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5768MC-75FN484I  | 768        | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
| LC51024MC | LC51024MC-75FN484I | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
|           | LC51024MC-75FN672I | 1024       | 1.8         | 7.5                  | Lead-free fpBGA | 672            | 381 | I     |