

Welcome to [E-XFL.COM](#)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 1.65V ~ 1.95V |
| Number of Logic Elements/Blocks | 16 |
| Number of Macrocells | 512 |
| Number of Gates | - |
| Number of I/O | 149 |
| Operating Temperature | 0°C ~ 90°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5512mc-75qn208c |



| Product Line | Ordering Part Number | Product Status | Reference PCN |
|--------------|----------------------|--------------------|---------------------------|
| LC5512MV | LC5512MV-45Q208C | Active / Orderable | |
| | LC5512MV-45QN208C | | |
| | LC5512MV-75Q208C | | |
| | LC5512MV-75QN208C | | |
| | LC5512MV-75Q208I | | |
| | LC5512MV-75QN208I | | |
| | LC5512MV-45F256C | | |
| | LC5512MV-45FN256C | | |
| | LC5512MV-75F256C | | |
| | LC5512MV-75FN256C | | |
| | LC5512MV-75F256I | | |
| | LC5512MV-75FN256I | | |
| | LC5512MV-45F484C | | |
| | LC5512MV-45FN484C | | |
| | LC5512MV-75F484C | | |
| | LC5512MV-75FN484C | | |
| | LC5512MV-75F484I | | |
| | LC5512MV-75FN484I | | |
| LC5512MB | LC5512MB-45Q208C | Discontinued | PCN#09-10 |
| | LC5512MB-45QN208C | | |
| | LC5512MB-75Q208C | | |
| | LC5512MB-75QN208C | | |
| | LC5512MB-75Q208I | | |
| | LC5512MB-75QN208I | | |
| | LC5512MB-45F256C | Active / Orderable | |
| | LC5512MB-45FN256C | | |
| | LC5512MB-75F256C | | |
| | LC5512MB-75FN256C | | |
| | LC5512MB-75F256I | | |
| | LC5512MB-75FN256I | | |
| | LC5512MB-45F484C | Discontinued | PCN#09-10 |
| | LC5512MB-45FN484C | | |
| | LC5512MB-75F484C | | |
| | LC5512MB-75FN484C | | |
| | LC5512MB-75F484I | | |
| | LC5512MB-75FN484I | | |
| LC5512MC | LC5512MC-45Q208C | Discontinued | PCN#09-10 |
| | LC5512MC-45QN208C | | |
| | LC5512MC-75Q208C | | |
| | LC5512MC-75QN208C | | |
| | LC5512MC-75Q208I | | |
| | LC5512MC-75QN208I | | |
| | LC5512MC-45F256C | | |
| | LC5512MC-45FN256C | | |
| | LC5512MC-75F256C | | |
| | LC5512MC-75FN256C | | |
| | LC5512MC-75F256I | | |
| | LC5512MC-75FN256I | | |

True Dual-Port SRAM Mode

In Dual-Port SRAM Mode the multi-function array is configured as a dual port SRAM. In this mode two independent read/write ports access the same 8,192-bits of memory. Data widths of 1, 2, 4, 8, and 16 are supported by the MFB. Figure 9 shows the block diagram of the dual port SRAM.

Write data, address, chip select and read/write signals are always synchronous (registered.) The output data signals can be synchronous or asynchronous. Resets are asynchronous. All inputs on the same port share the same clock, clock enable, and reset selections. All outputs on the same port share the same clock, clock enable, and reset selections. Selections may be made independently between both inputs and outputs and ports. Table 5 shows the possible sources for the clock, clock enable and initialization signals for the various registers.

Figure 9. Dual-Port SRAM Block Diagram




Table 5. Register Clock, Clock Enable, and Reset in Dual-Port SRAM Mode

| Register | Input | Source |
|---|--------------|---|
| Address, Write Data, Read Data, Read/Write, and Chip Select | Clock | CLKA (CLKB) or one of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired. |
| | Clock Enable | CENA (CENB) or one of the global clocks (CLK1 - CLK 2). The selected signal can be inverted if required. |
| | Reset | Created by the logical OR of the global reset signal and RSTA (RSTB). RSTA (RSTB) can be inverted if desired. |

Single-Port SRAM Mode

In Single-Port SRAM Mode the multi-function array is configured as a single-port SRAM. In this mode one port accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 11 shows the block diagram of the single-port SRAM.

Write data, address, chip select and read/write signals are always synchronous (registered.) The output data signals can be synchronous or asynchronous. Reset is asynchronous. All signals share a common clock, clock enable, and reset. Table 7 shows the possible sources for the clock, clock enable and reset signals.

Figure 11. Single-Port SRAM Block Diagram




Table 7. Register Clock, Clock Enable, and Reset in Single-Port SRAM Mode

| Register | Input | Source |
|---|--------------|---|
| Address, Write Data, Read Data, Read/Write, and Chip Select | Clock | CLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required. |
| | Clock Enable | CEN or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required. |
| | Reset | Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired. |

FIFO Mode

In FIFO Mode the multi-function array is configured as a FIFO (First In First Out) buffer with built in control. The read and write clocks can be different or the same dependent on the application. Four flags show the status of the FIFO; Full, Empty, Almost Full, and Almost Empty. The thresholds for Full, Almost full and Almost empty are programmable by the user. It is possible to reset the read pointer, allowing support of frame retransmit in communications applications. If desired, the block can be used in show ahead mode allowing the early reading of the next read address.

In this mode one port accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 12 shows the block diagram of the FIFO.

Write data, write enable, flag outputs and read enable are synchronous. The Write Data, Almost Full and Full share the same clock and clock enables. Read outputs are synchronous although these can be configured in look ahead mode. The Read Data, Empty and Almost Empty signals share the same clock and clock enables. Reset is shared by all signals. Table 8 shows the possible sources for the clock, clock enable and reset signals for the various registers.

Figure 12. FIFO Block Diagram




Table 8. Register Clocks, Clock Enables, and Initialization in FIFO Mode

| Register | Input | Source |
|--|-----------------|---|
| Write Data, Write Enable | Clock | WCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required. |
| | Clock Enable | WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required. |
| | Reset | N/A |
| Full and Almost Full Flags | Clock | WCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required. |
| | Clock Enable | WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required. |
| | Reset | Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired. |
| Read Data, Empty and Almost Empty Flags | Clock | RCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required. |
| | Clock Enable | RE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required. |
| | Reset | Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired. |

sysIO Recommended Operating Conditions

| Standard | V_{CCO} (V) ² | | | V_{REF} (V) | | |
|--------------------------|----------------------------|---------|------|---------------|------|-------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| LVC MOS 3.3 | 3.0 | 3.3 | 3.6 | — | — | — |
| LVC MOS 2.5 | 2.3 | 2.5 | 2.7 | — | — | — |
| LVC MOS 1.8 ¹ | 1.65 | 1.8 | 1.95 | — | — | — |
| LV TTL | 3.0 | 3.3 | 3.6 | — | — | — |
| PCI 3.3 | 3.0 | 3.3 | 3.6 | — | — | — |
| AGP-1X | 3.15 | 3.3 | 3.45 | — | — | — |
| SSTL 2 | 2.3 | 2.5 | 2.7 | 1.15 | 1.25 | 1.35 |
| SSTL 3 | 3.0 | 3.3 | 3.6 | 1.3 | 1.5 | 1.7 |
| CTT 3.3 | 3.0 | 3.3 | 3.6 | 1.35 | 1.5 | 1.65 |
| CTT 2.5 | 2.3 | 2.5 | 2.7 | 1.35 | 1.5 | 1.65 |
| HSTL Class I | 1.4 | 1.5 | 1.6 | 0.68 | 0.75 | 0.9 |
| HSTL Class III | 1.4 | 1.5 | 1.6 | — | 0.9 | — |
| HSTL Class IV | 1.4 | 1.5 | 1.6 | — | 0.9 | — |
| GTL+ | 1.4 | — | 3.6 | 0.882 | 1.0 | 1.122 |
| LVDS | 2.3 | 2.5/3.3 | 3.6 | — | — | — |

1. Design tools default setting.

2. Inputs are independent of V_{CCO} setting. However, V_{CCO} must be set within the valid operating range for one of the supported standards.

SELECT DEVICE
DISCONTINUED

ispXPLD 5000MX Family External Switching Characteristics^{1, 2, 3}

Over Recommended Operating Conditions

| Parameter | Description | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|--------------------------------------|---|------|------|------|------|------|------|------|------|------|------|-------|
| | | Min. | Max. | |
| t _{PD} | Data Propagation Delay, 5-PT Bypass | — | 4.0 | — | 4.5 | — | 5.0 | — | 5.2 | — | 7.5 | ns |
| t _{PD_PTSA} | Data propagation delay | — | 4.8 | — | 5.7 | — | 6.0 | — | 6.5 | — | 9.5 | ns |
| t _S | MFB Register Setup Time Before Clock, 5-PT Bypass | 2.2 | — | 2.8 | — | 2.8 | — | 3.0 | — | 4.5 | — | ns |
| t _{S_PTSA} | MFB Register Setup Time Before Clock | 2.5 | — | 3.1 | — | 3.1 | — | 3.6 | — | 5.5 | — | ns |
| t _{SIR} | MFB Register Setup Time Before Clock, Input Register Path | 1.0 | — | 1.0 | — | 1.0 | — | 0.5 | — | 1.7 | — | ns |
| t _H | MFB Register Hold Time Before Clock, 5-PT Bypass | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t _{H_PTSA} | MFB Register Hold Time Before Clock | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t _{HIR} | MFB Register Hold Time Before Clock, Input Register Path | 0.5 | — | 0.5 | — | 0.5 | — | 1.0 | — | 1.3 | — | ns |
| t _{CO} | MFB Register Clock-to-Output Delay | — | 2.8 | — | 3.0 | — | 3.2 | — | 3.7 | — | 5.0 | ns |
| t _R | External Reset Pin to Output Delay | — | 4.0 | — | 4.5 | — | 5.0 | — | 5.0 | — | 7.5 | ns |
| t _{RW} | Reset Pulse Duration | 1.8 | — | 1.8 | — | 1.8 | — | 2.0 | — | 3.0 | — | ns |
| t _{LPTOE/DIS} | Input to Output Local Product Term Output Enable/Disable | — | 6.0 | — | 7.0 | — | 7.5 | — | 8.5 | — | 10.5 | ns |
| t _{SPTOE/DIS} | Input to Output Shared Product Term Output Enable/Disable | — | 6.0 | — | 7.0 | — | 7.5 | — | 8.5 | — | 10.5 | ns |
| t _{GOE/DIS} | Global OE Input to Output Enable/Disable | — | 4.5 | — | 5.5 | — | 5.5 | — | 6.5 | — | 7.5 | ns |
| t _{CW} | Clock Width, High or Low | 1.5 | — | 1.5 | — | 1.5 | — | 1.8 | — | 2.5 | — | ns |
| t _{GW} | Gate Width Low (for Low Transparent) or High (for High Transparent) | 1.5 | — | 1.5 | — | 1.5 | — | 1.8 | — | 2.5 | — | ns |
| t _{WIR} | Input Register Clock Width, High or Low | 1.5 | — | 1.5 | — | 1.5 | — | 1.8 | — | 2.5 | — | ns |
| t _{SKEW} | Clock-to-Out Skew, Block Level | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 1.0 | ns |
| f _{MAX} ⁴ | Clock Frequency with Internal Feedback | — | 300 | — | 275 | — | 250 | — | 250 | — | 150 | MHz |
| f _{MAX} (Ext.) | Clock Frequency with External Feedback, 1/(t _S + t _{CO}) | — | 200 | — | 171 | — | 166 | — | 149 | — | 105 | MHz |
| f _{MAX} (Tog.) | Clock Frequency Max. Toggle | — | 333 | — | 333 | — | 333 | — | 277 | — | 200 | MHz |
| f _{MAX} (CAMC) ⁵ | Clock Frequency to CAM (Configure Mode) | — | 280 | — | 280 | — | 230 | — | 230 | — | 168 | MHz |
| f _{MAX} (CAM) ⁵ | Clock Frequency to CAM (Compare Mode) | — | 150 | — | 150 | — | 150 | — | 135 | — | 90 | MHz |

ispXPLD 5000MX Family External Switching Characteristics (Continued)^{1, 2, 3}

Over Recommended Operating Conditions

| Parameter | Description | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|-------------------------------|----------------------------|------|------|------|------|------|------|------|------|------|------|-------|
| | | Min. | Max. | |
| f_{MAX} (RAM) ⁵ | Clock Frequency to RAM in: | | | | | | | | | | | |
| | Single Port Mode | — | 155 | — | 155 | — | 155 | — | 155 | — | 93 | MHz |
| | Dual Port Mode | — | 155 | — | 155 | — | 155 | — | 155 | — | 93 | MHz |
| f_{MAX} (FIFO) ⁵ | Pseudo Dual Port Mode | — | 180 | — | 180 | — | 160 | — | 160 | — | 106 | MHz |
| | Clock Frequency to FIFO | — | 225 | — | 220 | — | 210 | — | 210 | — | 132 | MHz |
| t_{PWR_ON} | Power-on Time | — | 200 | — | 200 | — | 200 | — | 200 | — | 200 | μs |

Timing v.1.8

1. Timing numbers are based on default LVCMS 1.8 I/O buffers. Use timing adjusters provided to calculate timing for other standards.
2. Measured using standard switching circuit, global routing loading of 1, worst case PTSA loading and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using GRP feedback.
5. CAM, FIFO, RAM f_{MAX} specification used shared PT Clk.

SELECT DEVICE DISCONTINUED

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Base Parameter | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|---|--|----------------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|
| | | | Min. | Max. | |
| Registered Delays | | | | | | | | | | | | | |
| t_S | D-Register Setup Time, Global Clock | — | 0.28 | — | 0.31 | — | 0.35 | — | 0.55 | — | 0.52 | — | ns |
| t_{S_PT} | D-Register Setup Time, PT Clock | — | -0.13 | — | -0.11 | — | -0.10 | — | -0.10 | — | -0.07 | — | ns |
| t_H | D-Register Hold Time | — | 1.90 | — | 2.56 | — | 2.50 | — | 2.40 | — | 4.00 | — | ns |
| t_{COi} | Register Clock to OSA Time | — | — | 0.72 | — | 1.03 | — | 0.68 | — | 0.93 | — | 1.50 | ns |
| t_{CESi} | Clock Enable Setup Time | — | 1.07 | — | 1.20 | — | 1.33 | — | 1.33 | — | 2.00 | — | ns |
| t_{CEHi} | Clock Enable Hold Time | — | 0.00 | — | 0.00 | — | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| t_{SIR} | D-Input Register Setup Time, Global Clock | — | 0.66 | — | 0.20 | — | 0.53 | — | 0.12 | — | 0.08 | — | ns |
| t_{SIR_PT} | D-Input Register Setup Time, PT Clock | — | 0.42 | — | 0.37 | — | 0.34 | — | 0.34 | — | 0.22 | — | ns |
| t_{HIR} | D-Input Register Hold Time, Global Clock | — | 0.84 | — | 1.31 | — | 1.01 | — | 1.41 | — | 2.91 | — | ns |
| t_{HIR_PT} | D-Input Register Hold Time, PT Clock | — | 0.00 | — | 0.00 | — | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| Latched Delays | | | | | | | | | | | | | |
| t_{SL} | Latch Setup Time, Global Clock | — | 0.18 | — | 0.00 | — | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| t_{SL_PT} | Latch Setup Time, PT Clock | — | 0.18 | — | 0.00 | — | 0.00 | — | 0.00 | — | 0.34 | — | ns |
| t_{HL} | Latch Hold Time | — | 0.06 | — | 0.00 | — | 0.00 | — | 0.00 | — | -0.03 | — | ns |
| t_{GOi} | Latch Gate to OSA Time | — | — | 0.07 | — | 0.08 | — | 0.08 | — | 0.08 | — | 0.13 | ns |
| t_{PDLi} | Propagation Delay through Latch to OSA Transparent | — | — | 0.52 | — | 0.58 | — | 0.65 | — | 0.65 | — | 0.97 | ns |
| Reset and Set Delays | | | | | | | | | | | | | |
| t_{SRI} | Asynchronous Reset or Set to OSA Delay | — | — | 0.23 | — | 0.26 | — | 0.29 | — | 0.29 | — | 0.43 | ns |
| t_{SRR} | Asynchronous Reset or Set Recovery | — | — | 0.42 | — | 0.47 | — | 0.53 | — | 0.55 | — | 0.79 | ns |
| eXtended Function Routing Delays | | | | | | | | | | | | | |
| $t_{ROUTEMF}$ | Delay through SRP when Implementing Memory Functions | — | — | 2.00 | — | 2.25 | — | 2.51 | — | 2.61 | — | 3.76 | ns |

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Base Parameter | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|----------------------|---|----------------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|
| | | | Min. | Max. | |
| t_{PDPRWH} | R/W Hold time after Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| $t_{PDPDATAS}$ | Data Setup before Clock Time | — | -0.27 | — | -0.27 | — | -0.22 | — | -0.22 | — | -0.21 | — | ns |
| $t_{PDPDATAH}$ | Data Hold time after Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| $t_{PDPRCLKO}$ | Read Clock to Output Delay | — | — | 5.08 | — | 5.02 | — | 5.66 | — | 5.45 | — | 8.54 | ns |
| $t_{PDPCLKSKEW}$ | Opposite Clock Cycle Delay | — | 1.40 | — | 1.40 | — | 1.76 | — | 1.76 | — | 1.83 | — | ns |
| $t_{PDPRSTO}$ | Reset to RAM Output Delay | — | — | 3.30 | — | 3.30 | — | 4.13 | — | 4.13 | — | 4.29 | ns |
| $t_{PDPRSTR}$ | Reset Recovery Time | — | 1.20 | — | 1.20 | — | 1.50 | — | 1.50 | — | 1.56 | — | ns |
| $t_{PDPRSTPW}$ | Reset Pulse Width | — | 0.14 | — | 0.14 | — | 0.18 | — | 0.18 | — | 0.19 | — | ns |
| Dual Port RAM | | | | | | | | | | | | | |
| t_{DPMSAS} | Memory Select A Setup Before R/W A Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| t_{DPMSAH} | Memory Select Hold time after R/W A Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| t_{DPCEAS} | Clock Enable A Setup before Clock A Time | — | 3.72 | — | 3.72 | — | 3.72 | — | 3.72 | — | 4.84 | — | ns |
| t_{DPCEAH} | Clock Enable A Hold time after Clock A Time | — | -2.95 | — | -2.95 | — | -2.95 | — | -2.95 | — | -2.27 | — | ns |
| $t_{DPADDAS}$ | Address A Setup before Clock A Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| $t_{DPADDAH}$ | Address A Hold time after Clock A Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| t_{DPRWAS} | R/W A Setup before Clock A Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| t_{DPRWAH} | R/W A Hold time after Clock A Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| $t_{DPDATAAS}$ | Write Data A Setup before Clock A Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| $t_{DPDATAAH}$ | Write Data A Hold time after Clock A Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| t_{DPMSBS} | Memory Select B Setup Before R/W B Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| t_{DPMSBH} | Memory Select Hold time after R/W B Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |

ispXPLD 5000MX Family Timing Adders

| Parameter | Description | Base Param. | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|--|--|--|------|------|------|------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | |
| <i>t_{IOL}</i> Input Adjusters | | | | | | | | | | | | | |
| LVTTL_in | Using 3.3V TTL | t_{IOL} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| LVCMOS_18_in | Using 1.8V CMOS | t_{IOL} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| LVCMOS_25_in | Using 2.5V CMOS | t_{IOL} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| LVCMOS_33_in | Using 3.3V CMOS | t_{IOL} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| AGP_1X_in | Using AGP 1x | t_{IOL} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| CTT25_in | Using CTT 2.5V | t_{IOL} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| CTT33_in | Using CTT 3.3V | t_{IOL} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| GTL+_in | Using GTL+ | t_{IOL} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| HSTL_I_in | Using HSTL 2.5V, Class I | t_{IOL} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| HSTL_III_in | Using HSTL 2.5V, Class III | t_{IOL} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| HSTL_IV_in | Using HSTL 2.5V, Class IV | t_{IOL} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| LVDS_in | Using Low Voltage Differential Signalling (LVDS) | t_{IOL} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| LVPECL_in | Using Low Voltage PECL | t_{IOL} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| PCI_in | Using PCI | t_{IOL} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| SSTL2_I_in | Using SSTL 2.5V, Class I | t_{IOL} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| SSTL2_II_in | Using SSTL 2.5V, Class II | t_{IOL} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| SSTL3_I_in | Using SSTL 3.3V, Class I | t_{IOL} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| SSTL3_II_in | Using SSTL 3.3V, Class II | t_{IOL} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| <i>t_{IOO}</i> Output Adjusters – Output Signal Modifiers | | | | | | | | | | | | | |
| Slow Slew | Using Slow Slew (LVTTL and LVCMOS Outputs Only) | t_{IOBUF} , t_{IOEN} | — | 0.9 | — | 0.9 | — | 0.9 | — | 0.9 | — | 0.9 | ns |
| <i>t_{IOO}</i> Output Adjusters – Output Configurations | | | | | | | | | | | | | |
| LVTTL_out | Using 3.3V TTL Drive | t_{IOBUF} , t_{IOEN} , t_{IODIS} | — | 1.2 | — | 1.2 | — | 1.2 | — | 1.2 | — | 1.2 | ns |
| LVCMOS_18_4mA_out | Using 1.8V CMOS Standard, 4mA Drive | t_{IOBUF} , t_{IOEN} , t_{IODIS} | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | ns |
| LVCMOS_18_5.33mA_out | Using 1.8V CMOS Standard, 5.33mA Drive | t_{IOBUF} , t_{IOEN} , t_{IODIS} | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | ns |

Signal Descriptions

| Signal Names | Descriptions |
|---|---|
| TMS | Input – This pin is the Test Mode Select input, which is used to control the IEEE 1149.1 state machine. |
| TCK | Input – This pin is the Test Clock input pin, used to clock the IEEE 1149.1 state machine. |
| TDI | Input – This pin is the IEEE 1149.1 Test Data in pin, used to load data. |
| TDO | Output – This pin is the IEEE 1149.1 Test Data out pin used to shift data out. |
| TOE | Input – Test Output Enable pin. TOE tristates all I/O pins when driven low. |
| GOE0, GOE1 | Input – Global output enable inputs. |
| RESET | Input – This pin resets all the registers in the device. The global polarity for this pin is selectable on a global basis. ^b The default is active low. An external pull-down is required when polarity is set to active high. |
| yzz | Input/Output – These are the general purpose I/O used by the logic array. y is the MFB reference (alpha) and z is the macrocell reference (numeric) y: A-X (768 macrocells) y: A-P (512 macrocells) y: A-H (256 macrocells) z: 0-31 |
| GND | GND – Ground |
| NC | No connect |
| V _{CC} | V _{CC} – The power supply pins for core logic. |
| V _{CC00} , V _{CC01} , V _{CC02} , V _{CC03} | V _{CC} – The power supply pins for I/O banks 0, 1, 2, and 3. |
| V _{REF0} , V _{REF1} , V _{REF2} , V _{REF3} | Input – This pin defines the reference voltage for I/O banks 0, 1, 2, and 3. |
| GCLK0, GCLK1, GCLK2, GCLK3 | Input – Global clock/clock enable inputs (see Figure 14 for differential pairing). |
| CLK_OUT0, CLK_OUT1 | Output – Optional clock output from PLL 0 and 1. |
| PLL_RST0, PLL_RST1 | Input – Optional input resets the M divider in PLL 0 and 1. |
| PLL_FBK0, PLL_FBK1 | Input – Optional feedback input for PLL 0 and 1. |
| GNDP | GND – Ground for PLLs. |
| V _{CCP} | V _{CC} – The power supply pin for PLLs. |
| V _{CCJ} | V _{CC} – The power supply for the IEEE 1149.1 interface. |
| DATAx | I/O – sysCONFIG data pins, bit x. |
| CSB | Input – sysCONFIG interface chip select. Drive low to select sysCONFIG interface. |
| CFG0 | Input – Defines SRAM configuration mode. Low: sysCONFIG port, high: E ² CMOS or IEEE 1149.1 TAP. |
| PROGRAMB | Input – Controls the programming of SRAM. Hold high for normal operation. Toggle low to reload SRAM from E ² memory. |
| CCLK ¹ | Input – Clock for sysCONFIG interface. Reads and writes occur on the rising edge of the clock. |
| READ ¹ | Input – Drive high to perform reads from the sysCONFIG interface. |
| INITB | I/O – Indicates status of configuration. Can be driven low to inhibit configuration. |
| DONE | Output (open drain) – Indicates status of configuration. |

1. These inputs should not toggle during power up for proper power-up configuration.

ispXPLD 5256MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 256 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|---|
| | | | Macrocell 1 | Macrocell 2 | | |
| 0 | 61N | H30 | G17 | H17 | H31 | B1 |
| 0 | 61P | H28 | G16 | H16 | H29 | C1 |
| 0 | 62N | H26 | G15 | H15 | H27 | D3 |
| 0 | 62P | H24 | G14 | H14 | H25 | C2 |
| 0 | 63N | H22 | G13 | H13 | H23 | E3 |
| 0 | 63P | H21 | G12 | H12 | - | D2 |
| - | - | VCC | - | - | - | VCC |
| 0 | 64N | H20 | G11 | H11 | - | E2 |
| 0 | 64P | H18/CLK_OUT0 | G10 | H10 | H19 | F2 |
| 0 | 65N | H16 | G9 | H9 | H17 | F1 |
| 0 | 65P | H14 | G8 | H8 | H15 | G1 |
| - | - | GND | - | - | - | GND |
| 0 | 66N | H12 | G7 | H7 | H13 | F3 |
| - | - | VCCO0 | - | - | - | VCCO0 |
| 0 | 66P | H10 | G6 | H6 | H11 | G5 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) |
| 0 | 67N | H8 | G5 | H5 | H9 | H5 |
| 0 | 67P | H6/PLL_RST0 | G4 | H4 | H7 | G4 |
| 0 | 68N | H5 | - | - | - | G3 |
| 0 | 68P | H4/PLL_FBK0 | - | - | - | H3 |
| 0 | 69N | H2 | - | - | H3 | G2 |
| 0 | 69P | H0 | - | - | H1 | H1 |
| - | GCLK0P | GCLK0 | - | - | - | H2 |
| - | - | VCCJ | - | - | - | See Power Supply and NC Connections Table |
| - | GCLK0N | GCLK1 | - | - | - | J2 |
| - | - | GND | - | - | - | GND |
| - | - | TDI | - | - | - | H6 |
| - | - | TMS | - | - | - | H4 |
| - | - | TCK | - | - | - | J6 |
| - | - | TDO | - | - | - | K2 |
| 1 | 0P | A0/DATA0 | A0 | B0 | A1 | K3 |
| 1 | 0N | A2/DATA1 | A1 | B1 | A3 | J3 |
| 1 | 1P | A4/DATA2 | A2 | B2 | - | J5 |
| 1 | 1N | A5/DATA3 | A3 | B3 | - | J4 |
| 1 | 2P | A6/DATA4 | A4 | B4 | A7 | L2 |
| 1 | 2N | A8/DATA5 | A5 | B5 | A9 | M1 |
| - | - | GND (Bank 1) | - | - | - | GND (Bank 1) |
| 1 | 3P | A10/DATA6 | A6 | B6 | A11 | K4 |
| - | - | VCCO1 | - | - | - | VCCO1 |
| 1 | 3N | A12/DATA7 | A7 | B7 | A13 | L3 |
| - | - | GND | - | - | - | GND |
| 1 | 4P | A14/INITB | A8 | B8 | A15 | K5 |

ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 256 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | |
| 3 | 34N | E30 | - | - | E31 | H14 |
| 3 | 34P | E28 | - | - | E29 | G16 |
| 3 | 35N | E26 | - | - | E27 | G15 |
| 3 | 35P | E24/PLL_FBK1 | - | - | E25 | F15 |
| 3 | 36N | E22/PLL_RST1 | E27 | F27 | E23 | H12 |
| 3 | 36P | E21 | E26 | F26 | - | G14 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) |
| 3 | 37N | E20 | E25 | F25 | - | F16 |
| - | - | VCCO3 | - | - | - | VCCO3 |
| 3 | 37P | E18 | E24 | F24 | E19 | E16 |
| - | - | GND | - | - | - | GND |
| 3 | 38N | E16 | E23 | F23 | E17 | G13 |
| 3 | 38P | E14 | E22 | F22 | E15 | G12 |
| 3 | 39N | E12 | E21 | F21 | E13 | F14 |
| 3 | 39P | E10/CLK_OUT1 | E20 | F20 | E11 | E15 |
| - | - | VCC | - | - | - | VCC |
| 3 | 40N | E8 | E19 | F19 | E9 | D12 |
| 3 | 40P | E6 | E18 | F18 | E7 | B14 |
| 3 | 41N | E5 | E17 | F17 | - | C13 |
| 3 | 41P | E4 | E16 | F16 | - | A14 |
| 3 | 42N | E2 | E31 | F31 | E3 | A13 |
| 3 | 42P | E0 | E30 | F30 | E1 | B13 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) |
| - | - | VCCO3 | - | - | - | VCCO3 |
| 3 | 43N | F30 | E15 | F15 | F31 | B11 |
| 3 | 43P | F28 | E14 | F14 | F29 | C11 |
| 3 | 44N | F26 | E13 | F13 | F27 | B10 |
| 3 | 44P | F24 | E12 | F12 | F25 | A10 |
| 3 | 45N | F22 | E11 | F11 | F23 | C10 |
| 3 | 45P | F21 | E10 | F10 | - | D10 |
| 3 | 46N | F20 | E9 | F9 | - | C9 |
| 3 | 46P | F18 | E8 | F8 | F19 | E9 |
| 3 | 47N | F16/VREF3 | E29 | F29 | F17 | D9 |
| 3 | 47P | F14 | E28 | F28 | F15 | F9 |
| 3 | 48N | F12 | E7 | F7 | F13 | A9 |
| 3 | 48P | F10 | E6 | F6 | F11 | F8 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) |
| 3 | 49N | F8 | E5 | F5 | F9 | E8 |
| - | - | VCCO3 | - | - | - | VCCO3 |
| 3 | 49P | F6 | E4 | F4 | F7 | A8 |
| 3 | 50N | F5 | E3 | F3 | - | B9 |
| 3 | 50P | F4 | E2 | F2 | - | D8 |
| - | - | VCC | - | - | - | VCC |

ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 256 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | |
| 3 | 51N | F2 | E1 | F1 | F3 | B8 |
| 3 | 51P | F0 | E0 | F0 | F1 | C8 |
| 0 | 52N | G30 | G31 | H31 | G31 | B7 |
| 0 | 52P | G28 | G30 | H30 | G29 | A7 |
| - | - | GND | - | - | - | NC |
| 0 | 53N | G26 | G29 | H29 | G27 | D7 |
| 0 | 53P | G24 | G28 | H28 | G25 | C7 |
| 0 | 54N | G22 | G27 | H27 | G23 | B6 |
| - | - | VCCO0 | - | - | - | VCCO0 |
| 0 | 54P | G21 | G26 | H26 | - | E7 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) |
| 0 | 55N | G20 | G25 | H25 | - | E6 |
| 0 | 55P | G18 | G24 | H24 | G19 | A6 |
| 0 | 56N | G16/VREF0 | G3 | H3 | G17 | A5 |
| 0 | 56P | G14 | G2 | H2 | G15 | A4 |
| 0 | 57N | G12 | G23 | H23 | G13 | B5 |
| 0 | 57P | G10 | G22 | H22 | G11 | A3 |
| 0 | 58N | G8 | G21 | H21 | G9 | B4 |
| 0 | 58P | G6 | G20 | H20 | G7 | B3 |
| 0 | 59N | G5 | G19 | H19 | - | C5 |
| 0 | 59P | G4 | G18 | H18 | - | C6 |
| 0 | 60N | G2 | G1 | H1 | G3 | D5 |
| 0 | 60P | G0 | G0 | H0 | G1 | D6 |
| - | - | VCCO0 | - | - | - | VCCO0 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) |

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs

ispXPLD 5768MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Inputs | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| 2 | 46N | G6 | H19 | - | G7 | - | AB19 |
| 2 | 47P | G8 | H20 | - | G9 | - | AA19 |
| - | - | VCCO2 | - | - | - | VCCO2 | VCCO2 |
| 2 | 47N | G10 | H21 | - | G11 | - | U17 |
| - | - | GND (Bank 2) | - | - | - | GND (Bank 2) | GND (Bank 2) |
| 2 | 48P | G12 | H22 | - | G13 | - | V18 |
| 2 | 48N | G14 | H23 | - | G15 | - | AB21 |
| 2 | 49P | G16 | H24 | - | G17 | - | U18 |
| 2 | 49N | G18 | H25 | - | G19 | - | T17 |
| 2 | 50P | G20 | H26 | - | G21 | R16 | AB20 |
| 2 | 50N | G22 | H27 | - | G23 | P16 | AA20 |
| 2 | 51P | G24 | H28 | - | G25 | N15 | Y19 |
| - | - | VCCO2 | - | - | - | VCCO2 | VCCO2 |
| 2 | 51N | G26 | H29 | - | G27 | N14 | V19 |
| - | - | GND (Bank 2) | - | - | - | GND (Bank 2) | GND (Bank 2) |
| 2 | 52P | G28 | F16 | H16 | G29 | N16 | T18 |
| 2 | 52N | G30 | F17 | H17 | G31 | M16 | R17 |
| 2 | 53P | H0 | F18 | H18 | H1 | M14 | U19 |
| 2 | 53N | H2 | F19 | H19 | H3 | M15 | T19 |
| 2 | 54P | H4 | H30 | E24 | H5 | - | V20 |
| - | - | VCC | - | - | - | VCC | VCC |
| 2 | 54N | H6 | H31 | E26 | H7 | - | U20 |
| 2 | 55P | H8 | F20 | H20 | H9 | L13 | W20 |
| 2 | 55N | H10 | F21 | H21 | H11 | L12 | Y21 |
| 2 | 56P | H12 | F22 | H22 | H13 | L15 | R18 |
| 2 | 56N | H14 | F23 | H23 | H15 | L16 | R19 |
| - | - | GND | - | - | - | GND | GND |
| 2 | 57P | H16 | F24 | H24 | H17 | L14 | W21 |
| - | - | VCCO2 | - | - | - | VCCO2 | VCCO2 |
| 2 | 57N | H18 | F25 | H25 | H19 | K15 | Y22 |
| - | - | GND (Bank 2) | - | - | - | GND (Bank 2) | GND (Bank 2) |
| 2 | 58P | H20 | F26 | H26 | H21 | K14 | R20 |
| 2 | 58N | H22 | F27 | H27 | H23 | K12 | P20 |
| 2 | 59P | H24 | F28 | H28 | H25 | K13 | T21 |
| 2 | 59N | H26 | F29 | H29 | H27 | J13 | R21 |
| 2 | 60P | H28 | F30 | H30 | H29 | J14 | U21 |
| 2 | 60N | H30 | F31 | H31 | H31 | J12 | V21 |
| - | - | TOE | - | - | - | J15 | W22 |
| - | - | RESET | - | - | - | J11 | V22 |
| - | - | GOE0 | - | - | - | H11 | T22 |
| - | - | GOE1 | - | - | - | H13 | R22 |
| - | - | GNDP | - | - | - | See Power Supply and NC Connections Table | |

ispXPLD 5768MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Inputs | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--------------------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 109P | Q28 | Q30 | S30 | Q29 | A7 | C11 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 110N | Q26 | Q29 | S29 | Q27 | D7 | B11 |
| 0 | 110P | Q24 | Q28 | S28 | Q25 | C7 | A11 |
| 0 | 111N | Q22 | Q27 | S27 | Q23 | B6 | F11 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 111P | Q20 | Q26 | S26 | Q21 | E7 | F10 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 112N | Q18 | Q25 | S25 | Q19 | E6 | E10 |
| 0 | 112P | Q16 | Q24 | S24 | Q17 | A6 | C10 |
| 0 | 113N | Q14/VREF0 | Q3 | S3 | Q15 | A5 | D10 |
| 0 | 113P | Q12 | Q2 | S2 | Q13 | A4 | B10 |
| 0 | 114N | Q10 | Q23 | S23 | Q11 | B5 | A10 |
| 0 | 114P | Q8 | Q22 | S22 | Q9 | A3 | A9 |
| 0 | 115N | Q6 | Q21 | S21 | Q7 | B4 | C9 |
| 0 | 115P | Q4 | Q20 | S20 | Q5 | B3 | D9 |
| 0 | 116N | Q2 | Q19 | S19 | Q3 | C5 | F9 |
| 0 | 116P | Q0 | Q18 | S18 | Q1 | C6 | E9 |
| 0 | 117N | R30 | Q1 | S1 | R31 | D5 | A8 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 117P | R28 | Q0 | S0 | R29 | D6 | B8 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 118N | R26 | S29 | - | R27 | — | A7 |
| 0 | 118P | R24 | S28 | - | R25 | — | B7 |
| 0 | 119N | R22 | S27 | - | R23 | — | A5 |
| 0 | 119P | R20 | S26 | - | R21 | — | B5 |
| 0 | 120N | R18 | S25 | - | R19 | — | B6 |
| 0 | 120P | R16 | S24 | - | R17 | — | C7 |
| 0 | 121N | R14 | S23 | - | R15 | — | E8 |
| 0 | 121P | R12 | S22 | - | R13 | — | E7 |
| 0 | 122N | R10 | S21 | - | R11 | — | E6 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 122P | R8 | S20 | - | R9 | — | D6 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 123N | R6 | S19 | - | R7 | — | D8 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 123P | R4 | S18 | - | R5 | — | F8 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 124N | R2 | S17 | - | R3 | — | F7 |
| 0 | 124P | R0 | S16 | - | R1 | — | D7 |
| 0 | 125N | S30 | S15 | - | S31 | A2 | C6 |
| 0 | 125P | S28 | S14 | - | S29 | B2 | C5 |


ispXPLD 51024MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs | | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| 0 | 159N | AA22 | AA11 | AB18 | AA23 | B4 | C2 |
| 0 | 159P | AA20 | AA10 | AB16 | AA21 | A4 | C1 |
| 0 | 160N | AA18 | Y17 | AA17 | AA19 | B3 | D4 |
| 0 | 160P | AA16 | Y16 | AA16 | AA17 | A3 | D3 |
| 0 | 161N | AA14 | Y15 | AA15 | AA15 | F5 | D2 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 161P | AA12 | Y14 | AA14 | AA13 | G6 | D1 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 162N | AA10 | Y13 | AA13 | AA11 | H6 | E5 |
| 0 | 162P | AA8 | Y12 | AA12 | AA9 | G5 | E4 |
| 0 | 163N | AA6 | AA9 | AB14 | AA7 | D3 | E3 |
| 0 | 163P | AA4 | AA8 | AB12 | AA5 | D2 | E2 |
| 0 | 164N | AA2 | AA7 | AB10 | AA3 | E4 | E1 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 164P | AA0 | AA6 | AB8 | AA1 | E3 | F2 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 165N | AB30 | AA5 | AB6 | AB31 | F4 | F5 |
| 0 | 165P | AB28 | AA4 | AB4 | AB29 | G4 | G6 |
| 0 | 166N | AB26 | AA3 | AB2 | AB27 | C2 | F4 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 166P | AB24 | AA2 | AB0 | AB25 | C1 | F3 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 167N | AB22 | AA1 | - | AB23 | F3 | F1 |
| 0 | 167P | AB20 | AA0 | - | AB21 | G3 | G1 |
| 0 | 168N | AB18 | AA31 | - | AB19 | H4 | G5 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 168P | AB16 | AA30 | - | AB17 | J4 | G4 |
| 0 | 169N | AB14 | Y11 | AA11 | AB15 | H5 | H7 |
| 0 | 169P | AB12/CLK_OUT0 | Y10 | AA10 | AB13 | J5 | J7 |
| 0 | 170N | AB10 | Y9 | AA9 | AB11 | E2 | G3 |
| 0 | 170P | AB8 | Y8 | AA8 | AB9 | F2 | G2 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 171N | AB6 | Y7 | AA7 | AB7 | D1 | H6 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 171P | AB4 | Y6 | AA6 | AB5 | E1 | J6 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 172N | AB2 | Y5 | AA5 | AB3 | J3 | H5 |
| 0 | 172P | AB0/PLL_RST0 | Y4 | AA4 | AB1 | H2 | H4 |
| 0 | 173N | AC30 | AC31 | AE31 | AC31 | G2 | H3 |
| 0 | 173P | AC28/PLL_FBK0 | AC30 | AE30 | AC29 | G1 | H2 |
| 0 | 174N | AC26 | AC29 | AE29 | AC27 | J6 | H1 |
| 0 | 174P | AC24 | AC28 | AE28 | AC25 | K4 | J1 |

ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs | | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| 3 | 126N | W4 | V11 | U21 | W5 | B18 | E19 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 126P | W6 | V10 | U20 | W7 | A18 | E18 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 127N | W8 | V9 | U18 | W9 | C17 | C24 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 127P | W10 | V8 | U16 | W11 | B17 | C23 |
| 3 | 128N | W12 | V7 | U12 | W13 | C16 | D22 |
| 3 | 128P | W14 | V6 | U10 | W15 | B16 | D21 |
| 3 | 129N | W16 | V5 | U8 | W17 | F13 | E21 |
| 3 | 129P | W18 | V4 | U6 | W19 | F15 | D20 |
| 3 | 130N | W20 | V3 | U5 | W21 | D16 | D19 |
| 3 | 130P | W22 | V2 | U4 | W23 | E16 | D18 |
| 3 | 131N | W24 | V1 | U2 | W25 | A16 | C22 |
| 3 | 131P | W26 | V0 | U0 | W27 | A15 | C21 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 132N | W28 | X15 | V15 | W29 | B15 | C20 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 132P | W30 | X14 | V14 | W31 | A14 | C19 |
| 3 | 133N | X0 | X13 | V13 | X1 | D15 | C18 |
| 3 | 133P | X2 | X12 | V12 | X3 | E15 | C17 |
| 3 | 134N | X4 | X11 | V11 | X5 | D14 | B24 |
| 3 | 134P | X6 | X10 | V10 | X7 | F14 | B23 |
| 3 | 135N | X8 | X9 | V9 | X9 | A13 | B22 |
| 3 | 135P | X10 | X8 | V8 | X11 | B13 | B21 |
| 3 | 136N | X12/VREF3 | X29 | V29 | X13 | C14 | B20 |
| 3 | 136P | X14 | X28 | V28 | X15 | E14 | B19 |
| 3 | 137N | X16 | X7 | V7 | X17 | E13 | B18 |
| 3 | 137P | X18 | X6 | V6 | X19 | F12 | B17 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 138N | X20 | X5 | V5 | X21 | D13 | A24 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 138P | X22 | X4 | V4 | X23 | C13 | A23 |
| 3 | 139N | X24 | X3 | V3 | X25 | E12 | A22 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 139P | X26 | X2 | V2 | X27 | C12 | A21 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 140N | X28 | X1 | V1 | X29 | B12 | A20 |
| 3 | 140P | X30 | X0 | V0 | X31 | A12 | A19 |
| 0 | 141N | Y30 | Y31 | AA31 | Y31 | E11 | A18 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 141P | Y28 | Y30 | AA30 | Y29 | C11 | A17 |
| - | - | GND | - | - | - | GND | GND |

Part Number Description



Ordering Information

Note: For voltage families offered in industrial temperature grades and for all but the slowest commercial speed grade, the speed grades on these devices are dual marked. For example, the commercial speed grade -45XXXXC is also marked with the industrial grade -75I. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade is marked as commercial grade only. In addition, the fastest commercial speed grade (-5) for the LC5768MB/MV devices, at Lattice's discretion, will utilize either a commercial grade only single-mark or a dual-mark format in conjunction with the slower industrial speed grade (-75).

Conventional Packaging

ispXPLD 5000MC (1.8V) Commercial Devices

| Device | Part Number | Macrocells | Voltage (V) | t _{PD} (ns) | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|-------------|----------------------|---------|----------------|-----|-------|
| LC5256MC | LC5256MC-4F256C | 256 | 1.8 | 4.0 | fpBGA | 256 | 141 | C |
| | LC5256MC-5F256C | 256 | 1.8 | 5.0 | fpBGA | 256 | 141 | C |
| | LC5256MC-75F256C | 256 | 1.8 | 7.5 | fpBGA | 256 | 141 | C |
| LC5512MC | LC5512MC-45Q208C | 512 | 1.8 | 4.5 | PQFP | 208 | 149 | C |
| | LC5512MC-75Q208C | 512 | 1.8 | 7.5 | PQFP | 208 | 149 | C |
| | LC5512MC-45F256C | 512 | 1.8 | 4.5 | fpBGA | 256 | 193 | C |
| | LC5512MC-75F256C | 512 | 1.8 | 7.5 | fpBGA | 256 | 193 | C |
| | LC5512MC-45F484C | 512 | 1.8 | 4.5 | fpBGA | 484 | 253 | C |
| | LC5512MC-75F484C | 512 | 1.8 | 7.5 | fpBGA | 484 | 253 | C |

ispXPLD 5000MB (2.5V) Industrial Devices

| Device | Part Number | Macrocells | Voltage (V) | t _{PD} (ns) | Package | Pin/Ball Count | I/O | Grade |
|-----------|-------------------|------------|-------------|----------------------|---------|----------------|-----|-------|
| LC5256MB | LC5256MB-5F256I | 256 | 2.5 | 5.0 | fpBGA | 256 | 141 | I |
| | LC5256MB-75F256I | 256 | 2.5 | 7.5 | fpBGA | 256 | 141 | I |
| LC5512MB | LC5512MB-75Q208I | 512 | 2.5 | 7.5 | PQFP | 208 | 149 | I |
| | LC5512MB-75F256I | 512 | 2.5 | 7.5 | fpBGA | 256 | 193 | I |
| | LC5512MB-75F484I | 512 | 2.5 | 7.5 | fpBGA | 484 | 253 | I |
| LC5768MB | LC5768MB-75F256I | 768 | 2.5 | 7.5 | fpBGA | 256 | 193 | I |
| | LC5768MB-75F484I | 768 | 2.5 | 7.5 | fpBGA | 484 | 317 | I |
| LC51024MB | LC51024MB-75F484I | 1024 | 2.5 | 7.5 | fpBGA | 484 | 317 | I |
| | LC51024MB-75F672I | 1024 | 2.5 | 7.5 | fpBGA | 672 | 381 | I |

ispXPLD 5000MV (3.3V) Commercial Devices

| Device | Part Number | Macrocells | Voltage (V) | t _{PD} (ns) | Package | Pin/Ball Count | I/O | Grade |
|-----------|-------------------|------------|-------------|----------------------|---------|----------------|-----|-------|
| LC5256MV | LC5256MV-4F256C | 256 | 3.3 | 4.0 | fpBGA | 256 | 141 | C |
| | LC5256MV-5F256C | 256 | 3.3 | 5.0 | fpBGA | 256 | 141 | C |
| | LC5256MV-75F256C | 256 | 3.3 | 7.5 | fpBGA | 256 | 141 | C |
| LC5512MV | LC5512MV-45Q208C | 512 | 3.3 | 4.5 | PQFP | 208 | 149 | C |
| | LC5512MV-75Q208C | 512 | 3.3 | 7.5 | PQFP | 208 | 149 | C |
| | LC5512MV-45F256C | 512 | 3.3 | 4.5 | fpBGA | 256 | 193 | C |
| | LC5512MV-75F256C | 512 | 3.3 | 7.5 | fpBGA | 256 | 193 | C |
| | LC5512MV-45F484C | 512 | 3.3 | 4.5 | fpBGA | 484 | 253 | C |
| | LC5512MV-75F484C | 512 | 3.3 | 7.5 | fpBGA | 484 | 253 | C |
| LC5768MV | LC5768MV-5F256C | 768 | 3.3 | 5.0 | fpBGA | 256 | 193 | C |
| | LC5768MV-75F256C | 768 | 3.3 | 7.5 | fpBGA | 256 | 193 | C |
| | LC5768MV-5F484C | 768 | 3.3 | 5.0 | fpBGA | 484 | 317 | C |
| | LC5768MV-75F484C | 768 | 3.3 | 7.5 | fpBGA | 484 | 317 | C |
| LC51024MV | LC51024MV-52F484C | 1024 | 3.3 | 5.2 | fpBGA | 484 | 317 | C |
| | LC51024MV-75F484C | 1024 | 3.3 | 7.5 | fpBGA | 484 | 317 | C |
| | LC51024MV-52F672C | 1024 | 3.3 | 5.2 | fpBGA | 672 | 381 | C |
| | LC51024MV-75F672C | 1024 | 3.3 | 7.5 | fpBGA | 672 | 381 | C |

ispXPLD 5000MV (3.3V) Industrial Devices

| Device | Part Number | Macrocells | Voltage (V) | t _{PD} (ns) | Package | Pin/Ball Count | I/O | Grade |
|-----------|-------------------|------------|-------------|----------------------|---------|----------------|-----|-------|
| LC5256MV | LC5256MV-5F256I | 256 | 3.3 | 5.0 | fpBGA | 256 | 141 | I |
| | LC5256MV-75F256I | 256 | 3.3 | 7.5 | fpBGA | 256 | 141 | I |
| LC5512MV | LC5512MV-75Q208I | 512 | 3.3 | 7.5 | PQFP | 208 | 149 | I |
| | LC5512MV-75F256I | 512 | 3.3 | 7.5 | fpBGA | 256 | 193 | I |
| | LC5512MV-75F484I | 512 | 3.3 | 7.5 | fpBGA | 484 | 253 | I |
| LC5768MV | LC5768MV-75F256I | 768 | 3.3 | 7.5 | fpBGA | 256 | 193 | I |
| | LC5768MV-75F484I | 768 | 3.3 | 7.5 | fpBGA | 484 | 317 | I |
| LC51024MV | LC51024MV-75F484I | 1024 | 3.3 | 7.5 | fpBGA | 484 | 317 | I |
| | LC51024MV-75F672I | 1024 | 3.3 | 7.5 | fpBGA | 672 | 381 | I |