




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                       |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                              |
| Programmable Type               | In System Programmable                                                                                                                                                |
| Delay Time tpd(1) Max           | 7.5 ns                                                                                                                                                                |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                             |
| Number of Logic Elements/Blocks | 16                                                                                                                                                                    |
| Number of Macrocells            | 512                                                                                                                                                                   |
| Number of Gates                 | -                                                                                                                                                                     |
| Number of I/O                   | 253                                                                                                                                                                   |
| Operating Temperature           | 0°C ~ 90°C (TJ)                                                                                                                                                       |
| Mounting Type                   | Surface Mount                                                                                                                                                         |
| Package / Case                  | 484-BBGA                                                                                                                                                              |
| Supplier Device Package         | 484-FPBGA (23x23)                                                                                                                                                     |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5512mv-75f484c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5512mv-75f484c</a> |




| Product Line         | Ordering Part Number | Product Status     | Reference PCN             |
|----------------------|----------------------|--------------------|---------------------------|
| LC5512MC<br>(Cont'd) | LC5512MC-45F484C     | Discontinued       | <a href="#">PCN#09-10</a> |
|                      | LC5512MC-45FN484C    |                    |                           |
|                      | LC5512MC-75F484C     |                    |                           |
|                      | LC5512MC-75FN484C    |                    |                           |
|                      | LC5512MC-75F484I     |                    |                           |
|                      | LC5512MC-75FN484I    |                    |                           |
| LC5768MV             | LC5768MV-5F256C      | Active / Orderable |                           |
|                      | LC5768MV-5FN256C     |                    |                           |
|                      | LC5768MV-75F256C     |                    |                           |
|                      | LC5768MV-75FN256C    |                    |                           |
|                      | LC5768MV-75F256I     |                    |                           |
|                      | LC5768MV-75FN256I    |                    |                           |
|                      | LC5768MV-5F484C      |                    |                           |
|                      | LC5768MV-5FN484C     |                    |                           |
|                      | LC5768MV-75F484C     |                    |                           |
|                      | LC5768MV-75FN484C    |                    |                           |
|                      | LC5768MV-75F484I     |                    |                           |
|                      | LC5768MV-75FN484I    |                    |                           |
|                      | LC5768MB-5F256C      | Discontinued       | <a href="#">PCN#09-10</a> |
| LC5768MB             | LC5768MB-5FN256C     |                    |                           |
|                      | LC5768MB-75F256C     |                    |                           |
|                      | LC5768MB-75FN256C    |                    |                           |
|                      | LC5768MB-75F256I     |                    |                           |
|                      | LC5768MB-75FN256I    |                    |                           |
|                      | LC5768MB-5F484C      |                    |                           |
|                      | LC5768MB-5FN484C     |                    |                           |
|                      | LC5768MB-75F484C     |                    |                           |
|                      | LC5768MB-75FN484C    |                    |                           |
|                      | LC5768MB-75F484I     |                    |                           |
|                      | LC5768MB-75FN484I    |                    |                           |
| LC5768MC             | LC5768MC-5F256C      | Discontinued       | <a href="#">PCN#09-10</a> |
|                      | LC5768MC-5FN256C     |                    |                           |
|                      | LC5768MC-75F256C     |                    |                           |
|                      | LC5768MC-75FN256C    |                    |                           |
|                      | LC5768MC-75F256I     |                    |                           |
|                      | LC5768MC-75FN256I    |                    |                           |
|                      | LC5768MC-5F484C      |                    |                           |
|                      | LC5768MC-5FN484C     |                    |                           |
|                      | LC5768MC-75F484C     |                    |                           |
|                      | LC5768MC-75FN484C    |                    |                           |
|                      | LC5768MC-75F484I     |                    |                           |
|                      | LC5768MC-75FN484I    |                    |                           |

**Figure 6. Dual-OR PT Sharing Array**

### Product Term Sharing Array

The Product Term Sharing Array (PTSA) consists of 32 inputs from the Dual-OR Array (Expandable PTSA OR) and 32 outputs directly to the macrocells. Each output is the OR term of any combination of the seven Expandable PTSA OR terms connected to that output. Every Nth macrocell is connected to N-3, N-2, N-1, N, N+1, N+2 and N+3 PTSA OR terms via a programmable connection. This wraps around the logic, for example, Macrocell 0 gets its logic from 29, 30, 31, 0, 1, 2, 3. The Expandable PTSA OR used in conjunction with the PTSA allows wide functions to be implemented easily and efficiently. Without using the Expandable PTSA OR capability, the greatest number of product terms that can be included in a single function with one pass of delay is 35. Up to 160 product terms can be included in a single function through the use of the expandable PTSA OR capability. Figure 7 shows the graphical representation of the PTSA.


**Figure 7. Product Term Sharing Array (PTSA)**

## Pseudo Dual-Port SRAM Mode

In Pseudo Dual-Port SRAM Mode the multi-function array is configured as a SRAM with an independent read and write ports that access the same 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 10 shows the block diagram of the Pseudo Dual-Port SRAM.

Write data, write address, chip select and write enable signals are always synchronous (registered). The read data and read address signals can be synchronous or asynchronous. Reset is asynchronous. All write signals share the same clock, and clock enable. All read signals share the same clock and clock enable. Reset is shared by both read and write signals. Table 6 shows the possible sources for the clock, clock enable and initialization signals for the various registers.

**Figure 10. Pseudo Dual-Port SRAM Block Diagram**



**Table 6. Register Clock, Clock Enable, and Reset in Pseudo Dual-Port SRAM Mode**

| Register                                                       | Input        | Source                                                                                           |
|----------------------------------------------------------------|--------------|--------------------------------------------------------------------------------------------------|
| Write Address, Write Data, Write Enable, and Write Chip Select | Clock        | WCLK or one of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired.  |
|                                                                | Clock Enable | WCEN or one of the global clocks (CLK1 - CLK2). The selected signal can be inverted if desired.  |
|                                                                | Reset        | Created by the logical OR of the global reset signal and RST. RST may have inversion if desired. |
| Read Data and Read Address                                     | Clock        | RCLK or one of the global clocks (CLK0 - CLK3). The selected signal can be inverted if desired.  |
|                                                                | Clock Enable | RCEN or one of the global clocks (CLK1 - CLK2). The selected signal can be inverted if desired.  |
|                                                                | Reset        | Created by the logical OR of the global reset signal and RST. RST may have inversion if desired. |

## Output Sharing Array (OSA)

A number of I/O pads are available in each sysIO bank to route the selected number of macrocells from the MFB outputs directly to the I/O pads in logic mode. In the ispXPLD 5000MX, the large number of inputs and PTs to the MFB as well as the presence of the PTSA can cover most routing flexibility of signals to I/O cells. The Output Sharing Array gives additional routing capability and I/O access to an MFB when a wide output function takes up the whole MFB and cannot be easily divided across multiple MFBs. By using the OSA, the wide output function, such as 32-bit FIFO, can have all of its output signals from the one MFB routed to I/O cells. In a given I/O block, the wide output functions must share the I/O pads with other logic functions.

The OSA bypass option routes the MFB signal directly to the I/O cell, allowing a direct connection to the I/O cell. The logic functions use the option to provide faster speed to the outputs. The Logic Signal Connection tables list the OSA bypass as the primary macrocell and OSA options as alternate macrocells. Similarly, the Alternate Input listing in the table shows the alternate macrocell input connection for a given I/O pin. Figure 17 shows the alternate macrocell connections in an I/O cell.

## sysIO Banks

The ispXPLD 5000MX devices are divided into four sysIO banks, consisting of multiple I/O cells, where each bank is capable of supporting 16 different I/O standards. Each sysIO bank has its own I/O voltage ( $V_{CCO}$ ) and reference voltage ( $V_{REF}$ ) resources allowing complete independence from the others.

## I/O Cell

The I/O cell of the ispXPLD 5000MX devices contains an output enable (OE) MUX, a programmable tri-state output buffer, a programmable input buffer, and programmable bus-maintenance circuitry.

The I/O cell receives inputs from its associated macrocells and the device pin. The I/O cell has a feedback line to its associated macrocells and a direct path to GRP. The output enable (OE) MUX selects the OE signal per I/O cell. The inputs to the OE MUX are the four global PTOE signals, PTOE and the two GOE signals. The OE MUX also has the ability to choose either the true or inverse of each of these signals. The output of the OE MUX goes through a logical AND with the TOE signal to allow easy tri-stating of the outputs for testing purposes. The MFBs are grouped into segments of four for the purpose of generating Shared PTOE signals. Each Shared PTOE signal is derived from PT 163 from one of the four MFBs. Table 10 shows the segments. The PTOE signal is derived from the first product term in each macrocell cluster, which is directly routed to the OE MUX. Therefore, every I/O cell can have a different OE signal. Figure 17 is a graphical representation of the I/O cell.

Figure 17. I/O Cell



Table 10. Shared PTOE Segments

| Device          | MFBs Associated With Segments                                                                                          |
|-----------------|------------------------------------------------------------------------------------------------------------------------|
| ispXPLD 5256MX  | (A, B, C, D) (E, F, G, H)                                                                                              |
| ispXPLD 5512MX  | (A, B, C, D) (E, F, G, H)<br>(I, J, K, L) (M, N, O, P)                                                                 |
| ispXPLD 5768MX  | (A, B, C, D) (E, F, G, H)<br>(I, J, K, L) (M, N, O, P)<br>(Q, R, S, T) (U, V, W, Z)                                    |
| ispXPLD 51024MX | (A, B, C, D) (E, F, G, H)<br>(I, J, K, L) (M, N, O, P)<br>(Q, R, S, T) (U, V, W, Z)<br>(Y, Z, AA, AB) (AC, AD, AE, AF) |

### sysIO Standards

Each I/O within a bank is individually configurable based on the  $V_{CCO}$  and  $V_{REF}$  settings. Some standards also require the use of an external termination voltage. Table 12 lists the sysIO standards with the typical values for  $V_{CCO}$ ,  $V_{REF}$  and  $V_{TT}$ . For more information on the sysIO capability, refer to TN1000, [sysIO Usage Guidelines for Lattice Devices](#).

Table 11. Number of I/Os per Bank

| Device          | Maximum Number of I/Os per Bank (n) |
|-----------------|-------------------------------------|
| ispXPLD 5256MX  | 36                                  |
| ispXPLD 5512MX  | 68                                  |
| ispXPLD 5768MX  | 96                                  |
| ispXPLD 51024MX | 96                                  |

## Supply Current

| Symbol         | Parameter                                    | Condition                                      | Min. | Typ. <sup>3</sup> | Max. | Units |
|----------------|----------------------------------------------|------------------------------------------------|------|-------------------|------|-------|
| ispXPLD 5256   |                                              |                                                |      |                   |      |       |
| $I_{CC}^{1,2}$ | Operating Power Supply Current               | $V_{CC} = 3.3V, f = 1.0MHz$                    | —    | 26                | —    | mA    |
|                |                                              | $V_{CC} = 2.5V, f = 1.0MHz$                    | —    | 26                | —    | mA    |
|                |                                              | $V_{CC} = 1.8V, f = 1.0MHz$                    | —    | 16                | —    | mA    |
| $I_{CCO}$      | Standby Power Supply Current (per I/O Bank)  | $V_{CCO} = 3.3V, f = 1.0MHz, \text{ unloaded}$ | —    | 4                 | —    | mA    |
|                |                                              | $V_{CCO} = 2.5V, f = 1.0MHz, \text{ unloaded}$ | —    | 4                 | —    | mA    |
|                |                                              | $V_{CCO} = 1.8V, f = 1.0MHz, \text{ unloaded}$ | —    | 3                 | —    | mA    |
| $I_{CCP}$      | PLL Power Supply Current (per PLL Bank)      | $V_{CCP} = 3.3V, f = 10MHz$                    | —    | 11                | —    | mA    |
|                |                                              | $V_{CCP} = 2.5V, f = 10MHz$                    | —    | 11                | —    | mA    |
|                |                                              | $V_{CCP} = 1.8V, f = 10MHz$                    | —    | 3                 | —    | mA    |
| $I_{CCJ}$      | Standby IEEE 1149.1 TAP Power Supply Current | $V_{CCJ} = 3.3V$                               | —    | 1                 | —    | mA    |
|                |                                              | $V_{CCJ} = 2.5V$                               | —    | 1                 | —    | mA    |
|                |                                              | $V_{CCJ} = 1.8V$                               | —    | 1                 | —    | mA    |
| ispXPLD 5512   |                                              |                                                |      |                   |      |       |
| $I_{CC}^{1,2}$ | Operating Power Supply Current               | $V_{CC} = 3.3V, f = 1.0MHz$                    | —    | 33                | —    | mA    |
|                |                                              | $V_{CC} = 2.5V, f = 1.0MHz$                    | —    | 33                | —    | mA    |
|                |                                              | $V_{CC} = 1.8V, f = 1.0MHz$                    | —    | 22                | —    | mA    |
| $I_{CCO}$      | Standby Power Supply Current (per I/O Bank)  | $V_{CCO} = 3.3V, f = 1.0MHz, \text{ unloaded}$ | —    | 4                 | —    | mA    |
|                |                                              | $V_{CCO} = 2.5V, f = 1.0MHz, \text{ unloaded}$ | —    | 4                 | —    | mA    |
|                |                                              | $V_{CCO} = 1.8V, f = 1.0MHz, \text{ unloaded}$ | —    | 3                 | —    | mA    |
| $I_{CCP}$      | PLL Power Supply Current (per PLL Bank)      | $V_{CCP} = 3.3V, f = 10MHz$                    | —    | 11                | —    | mA    |
|                |                                              | $V_{CCP} = 2.5V, f = 10MHz$                    | —    | 11                | —    | mA    |
|                |                                              | $V_{CCP} = 1.8V, f = 10MHz$                    | —    | 3                 | —    | mA    |
| $I_{CCJ}$      | Standby IEEE 1149.1 TAP Power Supply Current | $V_{CCJ} = 3.3V$                               | —    | 1                 | —    | mA    |
|                |                                              | $V_{CCJ} = 2.5V$                               | —    | 1                 | —    | mA    |
|                |                                              | $V_{CCJ} = 1.8V$                               | —    | 1                 | —    | mA    |
| ispXPLD 5768   |                                              |                                                |      |                   |      |       |
| $I_{CC}^{1,2}$ | Operating Power Supply Current               | $V_{CC} = 3.3V, f = 1.0MHz$                    | —    | 40                | —    | mA    |
|                |                                              | $V_{CC} = 2.5V, f = 1.0MHz$                    | —    | 40                | —    | mA    |
|                |                                              | $V_{CC} = 1.8V, f = 1.0MHz$                    | —    | 30                | —    | mA    |
| $I_{CCO}$      | Standby Power Supply Current (per I/O Bank)  | $V_{CCO} = 3.3V, f = 1.0MHz, \text{ unloaded}$ | —    | 4                 | —    | mA    |
|                |                                              | $V_{CCO} = 2.5V, f = 1.0MHz, \text{ unloaded}$ | —    | 4                 | —    | mA    |
|                |                                              | $V_{CCO} = 1.8V, f = 1.0MHz, \text{ unloaded}$ | —    | 3                 | —    | mA    |
| $I_{CCP}$      | PLL Power Supply Current (per PLL Bank)      | $V_{CCP} = 3.3V, f = 10MHz$                    | —    | 11                | —    | mA    |
|                |                                              | $V_{CCP} = 2.5V, f = 10MHz$                    | —    | 11                | —    | mA    |
|                |                                              | $V_{CCP} = 1.8V, f = 10MHz$                    | —    | 3                 | —    | mA    |
| $I_{CCJ}$      | Standby IEEE 1149.1 TAP Power Supply Current | $V_{CCJ} = 3.3V$                               | —    | 1                 | —    | mA    |
|                |                                              | $V_{CCJ} = 2.5V$                               | —    | 1                 | —    | mA    |
|                |                                              | $V_{CCJ} = 1.8V$                               | —    | 1                 | —    | mA    |

## sysIO Differential DC Electrical Characteristics

Over Recommended Operating Conditions


| Parameter       | Description                                  | Test Conditions                              | Min.     | Typ.  | Max.    |
|-----------------|----------------------------------------------|----------------------------------------------|----------|-------|---------|
| <b>LVDS</b>     |                                              |                                              |          |       |         |
| $V_{INP}$       | Input Voltage                                |                                              | 0V       | —     | 2.4V    |
| $V_{THD}$       | Differential Input Threshold                 | $0.2 \delta V_{CM} \delta 1.8V$              | +/-100mV | —     | —       |
| $I_{IN}$        | Input Current                                | Power On                                     | —        | —     | +/-10uA |
| $V_{OH}$        | Output High Voltage for $V_{OP}$ or $V_{OM}$ | $R_T = 100 \text{ Ohm}$                      | —        | 1.38V | 1.60V   |
| $V_{OL}$        | Output Low Voltage for $V_{OP}$ or $V_{OM}$  | $R_T = 100 \text{ Ohm}$                      | 0.9V     | 1.03V | —       |
| $V_{OD}$        | Output Voltage Differential                  | $(V_{OP} - V_{OM}), R_T = 100 \text{ Ohm}$   | 250mV    | 350mV | 450mV   |
| $\Delta V_{OD}$ | Change in $V_{OD}$ Between High and Low      |                                              | —        | —     | 50mV    |
| $V_{OS}$        | Output Voltage Offset                        | $(V_{OP} - V_{OM})/2, R_T = 100 \text{ Ohm}$ | 1.125V   | 1.20V | 1.375V  |
| $\Delta V_{OS}$ | Change in $V_{OS}$ Between H and L           |                                              | —        | —     | 50mV    |
| $I_{OSD}$       | Output Short Circuit Current                 | $V_{OD} = 0V$ Driver outputs shorted         | —        | —     | 24mA    |

| <b>LVPECL<sup>1</sup></b> |                            |      |       |      |       |      |       |       |
|---------------------------|----------------------------|------|-------|------|-------|------|-------|-------|
| DC Parameter              | Parameter Description      | Min. | Max.  | Min. | Max.  | Min. | Max.  | Units |
| $V_{CCO}$                 |                            | 3.0  |       | 3.3  |       | 3.6  |       | V     |
| $V_{IH}$                  | Input Voltage High         | 1.49 | 2.72  | 1.49 | 2.72  | 1.49 | 2.72  | V     |
| $V_{IL}$                  | Input Voltage Low          | 0.86 | 2.125 | 0.86 | 2.125 | 0.86 | 2.125 | V     |
| $V_{OH}$                  | Output Voltage High        | 1.7  | 2.11  | 1.92 | 2.28  | 2.03 | 2.41  | V     |
| $V_{OL}$                  | Output Voltage Low         | 0.96 | 1.27  | 1.06 | 1.43  | 1.3  | 1.57  | V     |
| $V_{DIFF}^2$              | Differential Input voltage | 0.3  | —     | 0.3  | —     | 0.3  | —     | V     |

1. These values are valid at the output of the source termination pack as shown above with 100-ohm differential load only (see Figure 19). The  $V_{OH}$  levels are 200mV below the standard LVPECL levels and are compatible with devices tolerant of the lower common mode ranges.

2. Valid for  $0.2 \delta V_{CM} \delta 1.8V$

Figure 19. LVPECL Driver with Three Resistor Pack



# ispXPLD 5000MX Family External Switching Characteristics<sup>1, 2, 3</sup>

Over Recommended Operating Conditions

| Parameter          | Description                                                         | -4   |      | -45  |      | -5   |      | -52  |      | -75  |      | Units |
|--------------------|---------------------------------------------------------------------|------|------|------|------|------|------|------|------|------|------|-------|
|                    |                                                                     | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| $t_{PD}$           | Data Propagation Delay, 5-PT Bypass                                 | —    | 4.0  | —    | 4.5  | —    | 5.0  | —    | 5.2  | —    | 7.5  | ns    |
| $t_{PD\_PTSA}$     | Data propagation delay                                              | —    | 4.8  | —    | 5.7  | —    | 6.0  | —    | 6.5  | —    | 9.5  | ns    |
| $t_S$              | MFB Register Setup Time Before Clock, 5-PT Bypass                   | 2.2  | —    | 2.8  | —    | 2.8  | —    | 3.0  | —    | 4.5  | —    | ns    |
| $t_{S\_PTSA}$      | MFB Register Setup Time Before Clock                                | 2.5  | —    | 3.1  | —    | 3.1  | —    | 3.6  | —    | 5.5  | —    | ns    |
| $t_{SIR}$          | MFB Register Setup Time Before Clock, Input Register Path           | 1.0  | —    | 1.0  | —    | 1.0  | —    | 0.5  | —    | 1.7  | —    | ns    |
| $t_H$              | MFB Register Hold Time Before Clock, 5-PT Bypass                    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{H\_PTSA}$      | MFB Register Hold Time Before Clock                                 | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{HIR}$          | MFB Register Hold Time Before Clock, Input Register Path            | 0.5  | —    | 0.5  | —    | 0.5  | —    | 1.0  | —    | 1.3  | —    | ns    |
| $t_{CO}$           | MFB Register Clock-to-Out-put Delay                                 | —    | 2.8  | —    | 3.0  | —    | 3.2  | —    | 3.7  | —    | 5.0  | ns    |
| $t_R$              | External Reset Pin to Output Delay                                  | —    | 4.0  | —    | 4.5  | —    | 5.0  | —    | 5.0  | —    | 7.5  | ns    |
| $t_{RW}$           | Reset Pulse Duration                                                | 1.8  | —    | 1.8  | —    | 1.8  | —    | 2.0  | —    | 3.0  | —    | ns    |
| $t_{LPTOE/DIS}$    | Input to Output Local Product Term Output Enable/Disable            | —    | 6.0  | —    | 7.0  | —    | 7.5  | —    | 8.5  | —    | 10.5 | ns    |
| $t_{SPTOE/DIS}$    | Input to Output Shared Product Term Output Enable/Disable           | —    | 6.0  | —    | 7.0  | —    | 7.5  | —    | 8.5  | —    | 10.5 | ns    |
| $t_{GOE/DIS}$      | Global OE Input to Output Enable/Disable                            | —    | 4.5  | —    | 5.5  | —    | 5.5  | —    | 6.5  | —    | 7.5  | ns    |
| $t_{CW}$           | Clock Width, High or Low                                            | 1.5  | —    | 1.5  | —    | 1.5  | —    | 1.8  | —    | 2.5  | —    | ns    |
| $t_{GW}$           | Gate Width Low (for Low Transparent) or High (for High Transparent) | 1.5  | —    | 1.5  | —    | 1.5  | —    | 1.8  | —    | 2.5  | —    | ns    |
| $t_{WIR}$          | Input Register Clock Width, High or Low                             | 1.5  | —    | 1.5  | —    | 1.5  | —    | 1.8  | —    | 2.5  | —    | ns    |
| $t_{SKEW}$         | Clock-to-Out Skew, Block Level                                      | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 0.6  | —    | 1.0  | ns    |
| $f_{MAX}^4$        | Clock Frequency with Internal Feedback                              | —    | 300  | —    | 275  | —    | 250  | —    | 250  | —    | 150  | MHz   |
| $f_{MAX} (Ext.)$   | Clock Frequency with External Feedback, $1/(t_S + t_{CO})$          | —    | 200  | —    | 171  | —    | 166  | —    | 149  | —    | 105  | MHz   |
| $f_{MAX} (Tog.)$   | Clock Frequency Max. Toggle                                         | —    | 333  | —    | 333  | —    | 333  | —    | 277  | —    | 200  | MHz   |
| $f_{MAX} (CAMC)^5$ | Clock Frequency to CAM (Configure Mode)                             | —    | 280  | —    | 280  | —    | 230  | —    | 230  | —    | 168  | MHz   |
| $f_{MAX} (CAM)^5$  | Clock Frequency to CAM (Compare Mode)                               | —    | 150  | —    | 150  | —    | 150  | —    | 135  | —    | 90   | MHz   |

**ispXPLD 5000MX Family Internal Switching Characteristics (Continued)**

Over Recommended Operating Conditions

| Parameter                | Description                                | Base Parameter | -4    |      | -45   |      | -5    |      | -52   |      | -75   |      | Units |
|--------------------------|--------------------------------------------|----------------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|
|                          |                                            |                | Min.  | Max. | Min.  | Max. | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |
| t <sub>FIFOWES</sub>     | Write-Enable setup before Write Clock      | —              | 2.33  | —    | 2.33  | —    | 2.91  | —    | 2.91  | —    | 3.03  | —    | ns    |
| t <sub>FIFOWEH</sub>     | Write-Enable hold after Write Clock        | —              | -2.95 | —    | -2.95 | —    | -2.36 | —    | -2.36 | —    | -2.27 | —    | ns    |
| t <sub>FIFORES</sub>     | Read-Enable setup before Read Clock        | —              | 2.69  | —    | 2.35  | —    | 2.79  | —    | 2.38  | —    | 4.14  | —    | ns    |
| t <sub>FIFOREH</sub>     | Read-Enable hold after Read Clock          | —              | -3.17 | —    | -3.17 | —    | -2.53 | —    | -2.53 | —    | -2.44 | —    | ns    |
| t <sub>FIFORSTO</sub>    | Reset to Output Delay                      | —              | —     | 3.30 | —     | 3.30 | —     | 4.13 | —     | 4.13 | —     | 4.29 | ns    |
| t <sub>FIFORSTR</sub>    | Reset Recovery Time                        | —              | 1.20  | —    | 1.20  | —    | 1.50  | —    | 1.50  | —    | 1.56  | —    | ns    |
| t <sub>FIFORSTPW</sub>   | Reset Pulse Width                          | —              | 0.14  | —    | 0.14  | —    | 0.18  | —    | 0.18  | —    | 0.19  | —    | ns    |
| t <sub>FIFORCLKO</sub>   | Read Clock to FIFO Out Delay               | —              | —     | 3.73 | —     | 3.73 | —     | 4.66 | —     | 4.66 | —     | 4.84 | ns    |
| <b>CAM – Update Mode</b> |                                            |                |       |      |       |      |       |      |       |      |       |      |       |
| t <sub>CAMMSS</sub>      | Memory Select Setup before CLK             | —              | 1.40  | —    | 0.70  | —    | 1.50  | —    | 1.40  | —    | 1.44  | —    | ns    |
| t <sub>CAMMSH</sub>      | Memory Select Hold after CLK               | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMENMSKS</sub>   | Enable Mask Register Setup Time before CLK | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMENMSKH</sub>   | Enable Mask Register Setup Time after CLK  | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMADDS</sub>     | Address Setup Time before Clock            | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMADDH</sub>     | Address Hold Time after Clock              | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMDATAS</sub>    | Data Setup Time before Clock               | —              | -0.41 | —    | -0.41 | —    | -0.33 | —    | -0.33 | —    | -0.31 | —    | ns    |
| t <sub>CAMDATAH</sub>    | Data Hold Time after Clock                 | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMDACS</sub>     | “Don’t Care” Setup Time before Clock       | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMDCH</sub>      | “Don’t Care” Hold Time after Clock         | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMRWS</sub>      | R/W Setup Time before Clock                | —              | -0.27 | —    | -0.27 | —    | -0.22 | —    | -0.22 | —    | -0.21 | —    | ns    |
| t <sub>CAMRWH</sub>      | R/W Enable Hold Time after Clock           | —              | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | -0.01 | —    | ns    |
| t <sub>CAMCES</sub>      | Clock Enable Setup Time before Clock       | —              | 1.55  | —    | 1.55  | —    | 1.94  | —    | 1.94  | —    | 2.02  | —    | ns    |
| t <sub>CAMCEH</sub>      | Clock Enable Hold Time after Clock         | —              | -2.95 | —    | -2.95 | —    | -2.36 | —    | -2.36 | —    | -2.27 | —    | ns    |


## Boundary Scan Timing Specifications

Over Recommended Operating Conditions

| Parameter     | Description                                                        | Min | Max | Units |
|---------------|--------------------------------------------------------------------|-----|-----|-------|
| $t_{BTCP}$    | TCK [BSCAN] clock pulse width                                      | 40  | —   | ns    |
| $t_{BTCPH}$   | TCK [BSCAN] clock pulse width high                                 | 20  | —   | ns    |
| $t_{BTCPL}$   | TCK [BSCAN] clock pulse width low                                  | 20  | —   | ns    |
| $t_{BTS}$     | TCK [BSCAN] setup time                                             | 8   | —   | ns    |
| $t_{BTH}$     | TCK [BSCAN] hold time                                              | 10  | —   | ns    |
| $t_{BTRF}$    | TCK [BSCAN] rise/fall time                                         | 50  | —   | mV/ns |
| $t_{BTCO}$    | TAP controller falling edge of clock to valid output               | —   | 10  | ns    |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to valid disable              | —   | 10  | ns    |
| $t_{BTCOEN}$  | TAP controller falling edge of clock to valid enable               | —   | 10  | ns    |
| $t_{BTCRS}$   | BSCAN test capture register setup time                             | 8   | —   | ns    |
| $t_{BTCRH}$   | BSCAN test capture register hold time                              | 10  | —   | ns    |
| $t_{BUTCO}$   | BSCAN test update register, falling edge of clock to valid output  | —   | 25  | ns    |
| $t_{BTUODIS}$ | BSCAN test update register, falling edge of clock to valid disable | —   | 25  | ns    |
| $t_{BTUPOEN}$ | BSCAN test update register, falling edge of clock to valid enable  | —   | 25  | ns    |


## Power Consumption

ispXPLD 5000MC Typical  $I_{CC}$  vs. Frequency



Note: The device is configured with maximum number of 16-bit counters, no PLL, typical current at 1.8V, 25°C.

ispXPLD 5000MV/B Typical  $I_{CC}$  vs. Frequency



Note: The device is configured with maximum number of 16-bit counters, no PLL, typical current at 3.3V (MV) or 2.5V (MB), 25°C.

## Power Estimation Coefficients

| Device        | K0  | K1  | K2   | K3   | K4  | K5     | K6     | K7    | DC             |                  |
|---------------|-----|-----|------|------|-----|--------|--------|-------|----------------|------------------|
|               |     |     |      |      |     |        |        |       | ispXPLD 5000MC | ispXPLD 5000MV/B |
| ispXPLD 5256  | 2.2 | 8.4 | 7    | 12   | 100 | 0.1379 | 0.0433 | 6.476 | 16             | 24               |
| ispXPLD 5512  | 2.2 | 8.4 | 9.4  | 18   | 151 | 0.1379 | 0.0433 | 6.476 | 17             | 25               |
| ispXPLD 5768  | 2.2 | 8.4 | 10.2 | 21   | 170 | 0.1379 | 0.0433 | 6.476 | 27             | 36               |
| ispXPLD 51024 | 2.2 | 8.4 | 13   | 27.6 | 200 | 0.1379 | 0.0433 | 6.476 | 35             | 43               |

Note: For further information about the use of these coefficients, refer to TN1031 – [Power Estimation in ispXPLD 5000MX Devices](#).

## Memory Coefficients

| Device        | K8       | K9     | K10 | K11 |
|---------------|----------|--------|-----|-----|
| ispXPLD 5256  | 0.004719 | 0.0924 | 4.4 | 2.9 |
| ispXPLD 5512  | 0.004719 | 0.0924 | 4.4 | 2.9 |
| ispXPLD 5768  | 0.004719 | 0.0924 | 4.4 | 2.9 |
| ispXPLD 51024 | 0.004719 | 0.0924 | 4.4 | 2.9 |

- K0 = Current per MFB input ( $\mu\text{A}/\text{MHz}$ )
- K1 = Current per Product Term ( $\mu\text{A}/\text{MHz}$ )
- K2 = Current per GRP from MFB ( $\mu\text{A}/\text{MHz}$ )
- K3 = Current per GRP from I/O ( $\mu\text{A}/\text{MHz}$ )
- K4 = Global clock tree current ( $\mu\text{A}/\text{MHz}$ )
- K5 = PLL digital (mA/MHz)
- K6 = PLL analog (mA/MHz)
- K7 = PLL analog baseline (mA)
- DC = Baseline current at 0MHz (mA)
- K8 = CAM frequency component (mA/MHz)
- K9 = CAM DC component (mA)
- K10 = Current per row decoder ( $\mu\text{A}/\text{MHz}$ )
- K11 = Current per column driver ( $\mu\text{A}/\text{MHz}$ )

## Power Estimation Equations

$$ICC = ICC\_DC + IMFB\_CPLD + IMFB\_SRAM/PDPRAM/FIFO + IMFB\_DPRAM + IMFB\_CAM + IPLL\_D$$

### ICC\_DC

Use the appropriate value for 5000MC (1.8V power supply) or 5000MV/B (2.5V/3.3V power supply) from the data sheet.

### IMFB\_CPLD

$$= ((K0 * CPLD \text{ MFB inputs} + K1 * CPLD \text{ Logical Product Terms} + K2 * CPLD \text{ GRP from MFB} + K3 * CPLD \text{ GRP from IFB}) * AF + K4) * \text{FREQ} / 1000\mu\text{A/mA}$$

### IMFB\_CAM

$$= \text{CAM Memory MFBs} * ((\text{FREQ} * K8) + K9) \text{ (CAM operating in typical mode)}$$

### IMFB\_SRAM/PDPRAM/FIFO

$$= (\text{WR\_PERCENT} * (K1 + \text{WR\_PERCENT} * 8 * K0 + K10 + K11) + \text{RD\_PERCENT} * (K1 + 128 * \text{RD\_PERCENT} * K0 + 8 * \text{OSW\_PERCENT} * K2)) * \text{SRAM/PDPRAM/FIFO Memory MFBs} * \text{FREQ} / 1000\mu\text{A/mA}$$

### IMFB\_DPRAM

$$= (\text{WR\_PERCENT} * (2 * K1 + 2 * \text{WR\_PERCENT} * 8 * K0 + K10 + K11) + \text{RD\_PERCENT} * (2 * K1 + 2 * 128 * \text{RD\_PERCENT} * K0 + 8 * \text{OSW\_PERCENT} * K2)) * \text{DPRAM Memory MFBs} * \text{FREQ} / 1000\mu\text{A/mA}$$

### IPLL\_D

$$= K5 * \text{PLL\_FREQ} * \text{number of PLLs used. IPPL\_D is the PLL digital component of the VCC supply current.}$$

Analog portion of PLL supply current consumption, from PLL power pin:

$$IPLL\_A = (K6 * \text{PLL\_FREQ} + K7) * \text{number of PLLs used}$$

Notes:

- ICC = Current consumption of VCC power supply (mA)
- ICC-DC = ICC DC component – Current consumption at 0Mhz (mA)
- IMFB\_CPLD = CPLD (non-memory logic) current consumption (mA)
- IMFB\_SRAM/PDPRAM/FIFO = Current consumption for SRAM, PDPRAM, and FIFO (mA)
- IMFB\_DPRAM = Current consumption for DPRAM (mA)
- IMFB\_CAM = Current consumption for CAM (mA)
- IPLL\_D = PLL Current consumption of digital VCC power supply (mA)
- IPLL\_A = PLL analog power pin current consumption (VCCP pin)

---

ispXPLD 5000MX Power Supply and NC Connections<sup>1</sup>

SELECT DEVICES  
DISCONTINUED

## ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate Input | 256 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                 |                          |
| 1          | 4N        | A16/CSB                        | A9                | B9          | A17             | L5                       |
| 1          | 5P        | A18/READ                       | A10               | B10         | A19             | N1                       |
| 1          | 5N        | A20/CCLK                       | A11               | B11         | A21             | M2                       |
| -          | -         | VCC                            | -                 | -           | -               | VCC                      |
| -          | -         | DONE                           | -                 | -           | -               | M4                       |
| 1          | 6P        | A22                            | A12               | B12         | A23             | N3                       |
| 1          | 6N        | A24                            | A13               | B13         | A25             | P4                       |
| 1          | 7P        | A26                            | A14               | B14         | A27             | N5                       |
| 1          | 7N        | A28                            | A15               | B15         | A29             | M6                       |
| -          | -         | PROGRAMB                       | -                 | -           | -               | R3                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -               | GND (Bank 1)             |
| -          | -         | VCCO1                          | -                 | -           | -               | VCCO1                    |
| -          | -         | CFG0                           | -                 | -           | -               | L8                       |
| 1          | 8P        | B2                             | A16               | B16         | B3              | T7                       |
| 1          | 8N        | B4                             | A17               | B17         | -               | R7                       |
| 1          | 9P        | B5                             | A18               | B18         | -               | N7                       |
| 1          | 9N        | B6                             | A19               | B19         | B7              | P7                       |
| 1          | 10P       | B8                             | A20               | B20         | B9              | T8                       |
| 1          | 10N       | B10                            | A21               | B21         | B11             | R8                       |
| 1          | 11P       | B12                            | A22               | B22         | B13             | M8                       |
| 1          | 11N       | B14                            | A23               | B23         | B15             | P8                       |
| 1          | -         | B16/VREF1                      | -                 | -           | B17             | L9                       |
| 1          | 12P       | B18                            | A24               | B24         | B19             | N8                       |
| 1          | 12N       | B20                            | A25               | B25         | -               | M9                       |
| -          | -         | GND (Bank 1)                   | -                 | -           | -               | GND (Bank 1)             |
| 1          | 13P       | B21                            | A26               | B26         | -               | N10                      |
| -          | -         | VCCO1                          | -                 | -           | -               | VCCO1                    |
| 1          | 13N       | B22                            | A27               | B27         | B23             | T9                       |
| 1          | 14P       | B24                            | A28               | B28         | B25             | T10                      |
| 1          | 14N       | B26                            | A29               | B29         | B27             | R9                       |
| -          | -         | VCC                            | -                 | -           | -               | VCC                      |
| 1          | 15P       | B28                            | A30               | B30         | B29             | P9                       |
| 1          | 15N       | B30                            | A31               | B31         | B31             | N9                       |
| 2          | 16P       | C0                             | C0                | D0          | C1              | T11                      |
| 2          | 16N       | C2                             | C1                | D1          | C3              | T12                      |
| 2          | 17P       | C4                             | C2                | D2          | -               | P10                      |
| 2          | 17N       | C5                             | C3                | D3          | -               | R10                      |
| 2          | 18P       | C6                             | C4                | D4          | C7              | R11                      |
| -          | -         | VCCO2                          | -                 | -           | -               | VCCO2                    |
| 2          | 18N       | C8                             | C5                | D5          | C9              | M10                      |
| -          | -         | GND (Bank 2)                   | -                 | -           | -               | GND (Bank 2)             |
| 2          | 19P       | C10                            | C6                | D6          | C11             | M11                      |
| 2          | 19N       | C12                            | C7                | D7          | C13             | T13                      |

**ispXPLD 5768MX Logic Signal Connections (Continued)**

| sysIO Bank | LVDS Pair | Primary Macrocell/<br>Function | Alternate Outputs |             | Alternate<br>Inputs | 256 fpBGA<br>Ball Number | 484 fpBGA<br>Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--------------------------|--------------------------|
|            |           |                                | Macrocell 1       | Macrocell 2 |                     |                          |                          |
| 0          | 126N      | S26                            | S13               | -           | S27                 | —                        | C4                       |
| 0          | 126P      | S24                            | S12               | -           | S25                 | —                        | D5                       |

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs.

SELECT DEVICES  
DISCONTINUED

## ispXPLD 51024MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs |             | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
|            |           |                            | Macrocell 1       | Macrocell 2 |                 |                       |                       |
| 0          | 159N      | AA22                       | AA11              | AB18        | AA23            | B4                    | C2                    |
| 0          | 159P      | AA20                       | AA10              | AB16        | AA21            | A4                    | C1                    |
| 0          | 160N      | AA18                       | Y17               | AA17        | AA19            | B3                    | D4                    |
| 0          | 160P      | AA16                       | Y16               | AA16        | AA17            | A3                    | D3                    |
| 0          | 161N      | AA14                       | Y15               | AA15        | AA15            | F5                    | D2                    |
| -          | -         | VCCO0                      | -                 | -           | -               | VCCO0                 | VCCO0                 |
| 0          | 161P      | AA12                       | Y14               | AA14        | AA13            | G6                    | D1                    |
| -          | -         | GND (Bank 0)               | -                 | -           | -               | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 162N      | AA10                       | Y13               | AA13        | AA11            | H6                    | E5                    |
| 0          | 162P      | AA8                        | Y12               | AA12        | AA9             | G5                    | E4                    |
| 0          | 163N      | AA6                        | AA9               | AB14        | AA7             | D3                    | E3                    |
| 0          | 163P      | AA4                        | AA8               | AB12        | AA5             | D2                    | E2                    |
| 0          | 164N      | AA2                        | AA7               | AB10        | AA3             | E4                    | E1                    |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 0          | 164P      | AA0                        | AA6               | AB8         | AA1             | E3                    | F2                    |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 0          | 165N      | AB30                       | AA5               | AB6         | AB31            | F4                    | F5                    |
| 0          | 165P      | AB28                       | AA4               | AB4         | AB29            | G4                    | G6                    |
| 0          | 166N      | AB26                       | AA3               | AB2         | AB27            | C2                    | F4                    |
| -          | -         | VCCO0                      | -                 | -           | -               | VCCO0                 | VCCO0                 |
| 0          | 166P      | AB24                       | AA2               | AB0         | AB25            | C1                    | F3                    |
| -          | -         | GND (Bank 0)               | -                 | -           | -               | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 167N      | AB22                       | AA1               | -           | AB23            | F3                    | F1                    |
| 0          | 167P      | AB20                       | AA0               | -           | AB21            | G3                    | G1                    |
| 0          | 168N      | AB18                       | AA31              | -           | AB19            | H4                    | G5                    |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 0          | 168P      | AB16                       | AA30              | -           | AB17            | J4                    | G4                    |
| 0          | 169N      | AB14                       | Y11               | AA11        | AB15            | H5                    | H7                    |
| 0          | 169P      | AB12/CLK_OUT0              | Y10               | AA10        | AB13            | J5                    | J7                    |
| 0          | 170N      | AB10                       | Y9                | AA9         | AB11            | E2                    | G3                    |
| 0          | 170P      | AB8                        | Y8                | AA8         | AB9             | F2                    | G2                    |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 0          | 171N      | AB6                        | Y7                | AA7         | AB7             | D1                    | H6                    |
| -          | -         | VCCO0                      | -                 | -           | -               | VCCO0                 | VCCO0                 |
| 0          | 171P      | AB4                        | Y6                | AA6         | AB5             | E1                    | J6                    |
| -          | -         | GND (Bank 0)               | -                 | -           | -               | GND (Bank 0)          | GND (Bank 0)          |
| 0          | 172N      | AB2                        | Y5                | AA5         | AB3             | J3                    | H5                    |
| 0          | 172P      | AB0/PLL_RST0               | Y4                | AA4         | AB1             | H2                    | H4                    |
| 0          | 173N      | AC30                       | AC31              | AE31        | AC31            | G2                    | H3                    |
| 0          | 173P      | AC28/PLL_FBK0              | AC30              | AE30        | AC29            | G1                    | H2                    |
| 0          | 174N      | AC26                       | AC29              | AE29        | AC27            | J6                    | H1                    |
| 0          | 174P      | AC24                       | AC28              | AE28        | AC25            | K4                    | J1                    |

## ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs |             | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
|            |           |                            | Macrocell 1       | Macrocell 2 |                 |                       |                       |
| -          | -         | TCK                        | -                 | -           | -               | T1                    | P3                    |
| -          | -         | TDO                        | -                 | -           | -               | V1                    | P2                    |
| 1          | 0P        | A30                        | A0                | C0          | A31             | —                     | P1                    |
| 1          | 0N        | A28                        | A1                | C1          | A29             | —                     | R1                    |
| 1          | 1P        | A26                        | A2                | C2          | A27             | —                     | P6                    |
| 1          | 1N        | A24                        | A3                | C3          | A25             | —                     | R6                    |
| 1          | 2P        | A22                        | A4                | C4          | A23             | —                     | P7                    |
| 1          | 2N        | A20                        | A5                | C5          | A21             | —                     | R7                    |
| -          | -         | GND (Bank 1)               | -                 | -           | -               | GND (Bank 1)          | GND (Bank 1)          |
| 1          | 3P        | A18                        | A6                | C6          | A19             | —                     | R4                    |
| -          | -         | VCCO1                      | -                 | -           | -               | VCCO1                 | VCCO1                 |
| 1          | 3N        | A16                        | A7                | C7          | A17             | —                     | R5                    |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 1          | 4P        | A14                        | A8                | C8          | A15             | —                     | R3                    |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 1          | 4N        | A12                        | A9                | C9          | A13             | —                     | R2                    |
| 1          | 5P        | A10                        | A10               | C10         | A11             | —                     | T2                    |
| 1          | 5N        | A8                         | A11               | C11         | A9              | —                     | T3                    |
| 1          | 6P        | A6                         | A12               | C12         | A7              | —                     | T4                    |
| 1          | 6N        | A4                         | A13               | C13         | A5              | —                     | T5                    |
| 1          | 7P        | A2                         | A14               | C14         | A3              | —                     | U2                    |
| 1          | 7N        | A0                         | A15               | C15         | A1              | —                     | U3                    |
| -          | -         | GND (Bank 1)               | -                 | -           | -               | GND (Bank 1)          | GND (Bank 1)          |
| 1          | 8P        | C30                        | A16               | C16         | C31             | —                     | U4                    |
| -          | -         | VCCO1                      | -                 | -           | -               | VCCO1                 | VCCO1                 |
| 1          | 8N        | C28                        | A17               | C17         | C29             | —                     | U5                    |
| 1          | 9P        | C26                        | A18               | C18         | C27             | —                     | T6                    |
| 1          | 9N        | C24                        | A19               | C19         | C25             | —                     | U6                    |
| 1          | 10P       | C22                        | A20               | C20         | C23             | —                     | T7                    |
| 1          | 10N       | C20                        | A21               | C21         | C21             | —                     | U7                    |
| 1          | 11P       | C18                        | A22               | C22         | C19             | —                     | U1                    |
| 1          | 11N       | C16                        | A23               | C23         | C17             | —                     | V1                    |
| 1          | 12P       | C14                        | A24               | C24         | C15             | —                     | V2                    |
| 1          | 12N       | C12                        | A25               | C25         | C13             | —                     | V3                    |
| -          | -         | GND (Bank 1)               | -                 | -           | -               | GND (Bank 1)          | GND (Bank 1)          |
| 1          | 13P       | C10                        | A26               | C26         | C11             | —                     | V5                    |
| -          | -         | VCCO1                      | -                 | -           | -               | VCCO1                 | VCCO1                 |
| 1          | 13N       | C8                         | A27               | C27         | C9              | —                     | V4                    |
| -          | -         | GND                        | -                 | -           | -               | GND                   | GND                   |
| 1          | 14P       | C6                         | A28               | C28         | C7              | —                     | W2                    |
| -          | -         | VCC                        | -                 | -           | -               | VCC                   | VCC                   |
| 1          | 14N       | C4                         | A29               | C29         | C5              | —                     | W3                    |
| 1          | 15P       | C2                         | A30               | C30         | C3              | —                     | W4                    |

## ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs |             | Alternate Input | 484 fpBGA Ball Number                     | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-------------------------------------------|-----------------------|
|            |           |                            | Macrocell 1       | Macrocell 2 |                 |                                           |                       |
| -          | -         | VCCO2                      | -                 | -           | -               | VCCO2                                     | VCCO2                 |
| 2          | 79N       | N10                        | P5                | N5          | N11             | —                                         | V26                   |
| -          | -         | GND (Bank 2)               | -                 | -           | -               | GND (Bank 2)                              | GND (Bank 2)          |
| 2          | 80P       | N12                        | P6                | N6          | N13             | —                                         | V22                   |
| 2          | 80N       | N14                        | P7                | N7          | N15             | —                                         | V23                   |
| 2          | 81P       | N16                        | P8                | N8          | N17             | —                                         | V24                   |
| 2          | 81N       | N18                        | P9                | N9          | N19             | —                                         | V25                   |
| 2          | 82P       | N20                        | P10               | N10         | N21             | —                                         | U20                   |
| 2          | 82N       | N22                        | P11               | N11         | N23             | —                                         | T20                   |
| 2          | 83P       | N24                        | P12               | N12         | N25             | —                                         | U26                   |
| 2          | 83N       | N26                        | P13               | N13         | N27             | —                                         | U25                   |
| 2          | 84P       | N28                        | P14               | N14         | N29             | —                                         | U21                   |
| -          | -         | VCCO2                      | -                 | -           | -               | VCCO2                                     | VCCO2                 |
| 2          | 84N       | N30                        | P15               | N15         | N31             | —                                         | T21                   |
| -          | -         | GND (Bank 2)               | -                 | -           | -               | GND (Bank 2)                              | GND (Bank 2)          |
| 2          | 85P       | P0                         | P16               | N16         | P1              | —                                         | U22                   |
| 2          | 85N       | P2                         | P17               | N17         | P3              | —                                         | U23                   |
| 2          | 86P       | P4                         | P18               | N18         | P5              | —                                         | U24                   |
| 2          | 86N       | P6                         | P19               | N19         | P7              | —                                         | T24                   |
| 2          | 87P       | P8                         | P20               | N20         | P9              | —                                         | T23                   |
| 2          | 87N       | P10                        | P21               | N21         | P11             | —                                         | T22                   |
| 2          | 88P       | P12                        | P22               | N22         | P13             | —                                         | T25                   |
| -          | -         | VCC                        | -                 | -           | -               | VCC                                       | VCC                   |
| 2          | 88N       | P14                        | P23               | N23         | P15             | —                                         | R26                   |
| -          | -         | GND                        | -                 | -           | -               | GND                                       | GND                   |
| 2          | 89P       | P16                        | P24               | N24         | P17             | —                                         | R25                   |
| -          | -         | VCCO2                      | -                 | -           | -               | VCCO2                                     | VCCO2                 |
| 2          | 89N       | P18                        | P25               | N25         | P19             | —                                         | R24                   |
| -          | -         | GND (Bank 2)               | -                 | -           | -               | GND (Bank 2)                              | GND (Bank 2)          |
| 2          | 90P       | P20                        | P26               | N26         | P21             | —                                         | R21                   |
| 2          | 90N       | P22                        | P27               | N27         | P23             | —                                         | P21                   |
| 2          | 91P       | P24                        | P28               | N28         | P25             | —                                         | R22                   |
| 2          | 91N       | P26                        | P29               | N29         | P27             | —                                         | R23                   |
| 2          | 92P       | P28                        | P30               | N30         | P29             | —                                         | R20                   |
| 2          | 92N       | P30                        | P31               | N31         | P31             | —                                         | P20                   |
| -          | -         | TOE                        | -                 | -           | -               | W22                                       | P25                   |
| -          | -         | RESET                      | -                 | -           | -               | V22                                       | P24                   |
| -          | -         | GOE0                       | -                 | -           | -               | T22                                       | P23                   |
| -          | -         | GOE1                       | -                 | -           | -               | R22                                       | P22                   |
| -          | -         | GNDP                       | -                 | -           | -               | See Power Supply and NC Connections Table |                       |
| -          | GCLK3N    | GCLK2                      | -                 | -           | -               | P16                                       | N26                   |
| -          | -         | VCCP                       | -                 | -           | -               | See Power Supply and NC Connections Table |                       |

**ispXPLD 5000MB (2.5V) Lead-Free Commercial Devices**

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MB  | LC5256MB-4FN256C   | 256        | 2.5         | 4.0                  | Lead-free fpBGA | 256            | 141 | C     |
|           | LC5256MB-5FN256C   | 256        | 2.5         | 5.0                  | Lead-free fpBGA | 256            | 141 | C     |
|           | LC5256MB-75FN256C  | 256        | 2.5         | 7.5                  | Lead-free fpBGA | 256            | 141 | C     |
| LC5512MB  | LC5512MB-45QN208C  | 512        | 2.5         | 4.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MB-75QN208C  | 512        | 2.5         | 7.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MB-45FN256C  | 512        | 2.5         | 4.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MB-75FN256C  | 512        | 2.5         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MB-45FN484C  | 512        | 2.5         | 4.5                  | Lead-free fpBGA | 484            | 253 | C     |
|           | LC5512MB-75FN484C  | 512        | 2.5         | 7.5                  | Lead-free fpBGA | 484            | 253 | C     |
| LC5768MB  | LC5768MB-5FN256C   | 768        | 2.5         | 5.0                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MB-75FN256C  | 768        | 2.5         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MB-5FN484C   | 768        | 2.5         | 5.0                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC5768MB-75FN484C  | 768        | 2.5         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
| LC51024MB | LC51024MB-52FN484C | 1024       | 2.5         | 5.2                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MB-75FN484C | 1024       | 2.5         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MB-52FN672C | 1024       | 2.5         | 5.2                  | Lead-free fpBGA | 672            | 381 | C     |
|           | LC51024MB-75FN672C | 1024       | 2.5         | 7.5                  | Lead-free fpBGA | 672            | 381 | C     |

**ispXPLD 5000MB (2.5V) Lead-Free Industrial Devices**

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MB  | LC5256MB-5FN256I   | 256        | 2.5         | 5.0                  | Lead-free fpBGA | 256            | 141 | I     |
|           | LC5256MB-75FN256I  | 256        | 2.5         | 7.5                  | Lead-free fpBGA | 256            | 141 | I     |
| LC5512MB  | LC5512MB-75QN208I  | 512        | 2.5         | 7.5                  | Lead-free PQFP  | 208            | 149 | I     |
|           | LC5512MB-75FN256I  | 512        | 2.5         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5512MB-75FN484I  | 512        | 2.5         | 7.5                  | Lead-free fpBGA | 484            | 253 | I     |
| LC5768MB  | LC5768MB-75FN256I  | 768        | 2.5         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5768MB-75FN484I  | 768        | 2.5         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
| LC51024MB | LC51024MB-75FN484I | 1024       | 2.5         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
|           | LC51024MB-75FN672I | 1024       | 2.5         | 7.5                  | Lead-free fpBGA | 672            | 381 | I     |

**ispXPLD 5000MV (3.3V) Lead-Free Commercial Devices**

| Device   | Part Number       | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MV | LC5256MV-4FN256C  | 256        | 3.3         | 4.0                  | Lead-free fpBGA | 256            | 141 | C     |
|          | LC5256MV-5FN256C  | 256        | 3.3         | 5.0                  | Lead-free fpBGA | 256            | 141 | C     |
|          | LC5256MV-75FN256C | 256        | 3.3         | 7.5                  | Lead-free fpBGA | 256            | 141 | C     |

**ispXPLD 5000MV (3.3V) Lead-Free Commercial Devices (Continued)**

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5512MV  | LC5512MV-45QN208C  | 512        | 3.3         | 4.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MV-75QN208C  | 512        | 3.3         | 7.5                  | Lead-free PQFP  | 208            | 149 | C     |
|           | LC5512MV-45FN256C  | 512        | 3.3         | 4.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MV-75FN256C  | 512        | 3.3         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5512MV-45FN484C  | 512        | 3.3         | 4.5                  | Lead-free fpBGA | 484            | 253 | C     |
|           | LC5512MV-75FN484C  | 512        | 3.3         | 7.5                  | Lead-free fpBGA | 484            | 253 | C     |
| LC5768MV  | LC5768MV-5FN256C   | 768        | 3.3         | 5.0                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MV-75FN256C  | 768        | 3.3         | 7.5                  | Lead-free fpBGA | 256            | 193 | C     |
|           | LC5768MV-5FN484C   | 768        | 3.3         | 5.0                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC5768MV-75FN484C  | 768        | 3.3         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
| LC51024MV | LC51024MV-52FN484C | 1024       | 3.3         | 5.2                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MV-75FN484C | 1024       | 3.3         | 7.5                  | Lead-free fpBGA | 484            | 317 | C     |
|           | LC51024MV-52FN672C | 1024       | 3.3         | 5.2                  | Lead-free fpBGA | 672            | 381 | C     |
|           | LC51024MV-75FN672C | 1024       | 3.3         | 7.5                  | Lead-free fpBGA | 672            | 381 | C     |

**ispXPLD 5000MV (3.3V) Lead-Free Industrial Devices**

| Device    | Part Number        | Macrocells | Voltage (V) | t <sub>PD</sub> (ns) | Package         | Pin/Ball Count | I/O | Grade |
|-----------|--------------------|------------|-------------|----------------------|-----------------|----------------|-----|-------|
| LC5256MV  | LC5256MV-5FN256I   | 256        | 3.3         | 5.0                  | Lead-free fpBGA | 256            | 141 | I     |
|           | LC5256MV-75FN256I  | 256        | 3.3         | 7.5                  | Lead-free fpBGA | 256            | 141 | I     |
| LC5512MV  | LC5512MV-75QN208I  | 512        | 3.3         | 7.5                  | Lead-free PQFP  | 208            | 149 | I     |
|           | LC5512MV-75FN256I  | 512        | 3.3         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5512MV-75FN484I  | 512        | 3.3         | 7.5                  | Lead-free fpBGA | 484            | 253 | I     |
| LC5768MV  | LC5768MV-75FN256I  | 768        | 3.3         | 7.5                  | Lead-free fpBGA | 256            | 193 | I     |
|           | LC5768MV-75FN484I  | 768        | 3.3         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
| LC51024MV | LC51024MV-75FN484I | 1024       | 3.3         | 7.5                  | Lead-free fpBGA | 484            | 317 | I     |
|           | LC51024MV-75FN672I | 1024       | 3.3         | 7.5                  | Lead-free fpBGA | 672            | 381 | I     |

**For Further Information**

In addition to this data sheet, the following technical notes may be helpful when designing with the ispXPLD 5000MX family:

- TN1000 – [sysIO Usage Guidelines for Lattice Devices](#)
- TN1003 – [sysCLOCK PLL Usage Guide for ispXPGA, ispGDX2, ispXPLD and ispMACH 5000VG Devices](#)
- TN1031 – [Power Estimation in ispXPLD 5000MX Devices](#)
- TN1030 – [Using Memory in ispXPLD 5000MX Devices](#)
- TN1026 – [ispXP Configuration Usage Guidelines](#)