

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	24
Number of Macrocells	768
Number of Gates	·
Number of I/O	193
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc5768mv-75fn256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ispXPLD[™] 5000MX Family

3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD™ Family

February 2010

Features

- Flexible Multi-Function Block (MFB) Architecture
 - SuperWIDE[™] logic (up to 136 inputs)
 - Arithmetic capability
 - Single- or Dual-port SRAM
 - FIFO
 - Ternary CAM

■ sysCLOCKTM PLL Timing Control

- Multiply and divide between 1 and 32
- Clock shifting capability
- External feedback capability

■ sysIO[™] Interfaces

- LVCMOS 1.8, 2.5, 3.3V
 - Programmable impedance
 - Hot-socketing
 - Flexible bus-maintenance (Pull-up, pulldown, bus-keeper, or none)
 - Open drain operation
- SSTL 2, 3 (I & II)
- HSTL (I, III, IV)
- PCI 3.3
- GTL+
- LVDS
- LVPECL
- LVTTL

Table 1. ispXPLD 5000MX Family Selection Guide

■ Expanded In-System Programmability (ispXP[™])

Data Sheet

- Instant-on capability
- Single chip convenience
- In-System Programmable via IEEE 1532
 Interface
- Infinitely reconfigurable via IEEE 1532 or sys-CONFIG[™] microprocessor interface
- Design security

High Speed Operation

- 4.0ns pin-to-pin delays, 300MHz f_{MAX}
- Deterministic timing

Low Power Consumption

- Typical static power: 20 to 50mA (1.8V),
- 30 to 60mA (2.5/3.3V) • 1.8V core for low dynamic power

Easy System Integration

- 3.3V (5000MV), 2.5V (5000MB) and 1.8V (5000MC) power supply operation
- 5V tolerant I/O for LVCMOS 3.3 and LVTTL interfaces
- IEEE 1149.1 interface for boundary scan testing
- sysIQ quick configuration
- Density migration
- Multiple density and package options
- PQFP and fine pitch BGA packaging
- · Lead-free package options

	ispXPLD 5256MX	ispXPLD 5512MX	ispXPLD 5768MX	ispXPLD 51024MX
Macrocells	256	512	768	1,024
Multi-Function Blocks	8	16	24	32
Maximum RAM Bits	128K	256K	384K	512K
Maximum CAM Bits	48K	96K	144K	192K
SySCLOCK PLLS	2	2	2	2
t _{PD} (Propagation Delay)	4.0ns	4.5ns	5.0ns	5.2ns
t _S (Register Set-up Time)	2.2ns	2.8ns	2.8ns	3.0ns
t _{CO} (Register Clock to Out Time)	2.8ns	3.0ns	3.2ns	3.7ns
f _{MAX} (Maximum Operating Frequency)	300MHz	275MHz	250MHz	250MHz
Functional Gates	75K	150K	225K	300K
I/Os	141	149/193/253	193/317	317/381
Packages	256 fpBGA	208 PQFP 256 fpBGA 484 fpBGA	256 fpBGA 484 fpBGA	484 fpBGA 672 fpBGA

^{© 2010} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.








Figure 6. Dual-OR PT Sharing Array



Product Term Sharing Array


The Product Term Sharing Array (PTSA) consists of 32 inputs from the Dual-OR Array (Expandable PTSA OR) and 32 outputs directly to the macrocells. Each output is the OR term of any combination of the seven Expandable PTSA OR terms connected to that output. Every Nth macrocell is connected to N-3, N-2, N-1, N, N+1, N+2 and N+3 PTSA OR terms via a programmable connection. This wraps around the logic, for example, Macrocell 0 gets its logic from 29, 30, 31, 0, 1, 2, 3. The Expandable PTSA OR used in conjunction with the PTSA allows wide functions to be implemented easily and efficiently. Without using the Expandable PTSA OR capability, the greatest number of product terms that can be included in a single function with one pass of delay is 35. Up to 160 product terms can be included in a single function through the use of the expandable PTSA OR capability. Figure 7 shows the graphical representation of the PTSA.



Lattice Semiconductor

Macrocell

The 32 registered macrocells in the MFB are driven by the 32 outputs from the PTSA or the PTSA bypass. Each macrocell contains a programmable XOR gate, a programmable register/latch flip-flop and the necessary clocks and control logic to allow combinatorial or registered operation. All macrocells have an output that feeds the GRP. Selected macrocells have an additional output that feeds the OSA and hence I/Os. This dual or concurrent output capability from the macrocell gives efficient use of the hardware resources. One output can be a registered function for example, while the other output can be an unrelated combinatorial function. A direct register input from the I/O cell facilitates efficient use of the macrocell to construct high-speed input registers. Macrocell registers can be clocked from one of several global or product term clocks available on the device. A global and product term clock enable is also provided, eliminating the need to gate the clock to the macrocell registers directly. Reset and preset for the macrocell register is provided from both global and product term signals. The macrocell register can be programmed to operate as a D-type register or a D-type latch. Figure 8 is a graphical representation of the macrocell.



Memory Modes

The ispXPLD 5000MX architecture allows the MFB to be configured as a variety of memory blocks as detailed in Table 4. The remainder of this section details operation of each of the memory modes. Additional information regarding the memory modes can also be found in TN1030, <u>Using Memory in ispXPLD 5000MX Devices</u>.

True Dual-Port SRAM Mode

In Dual-Port SRAM Mode the multi-function array is configured as a dual port SRAM. In this mode two independent read/write ports access the same 8,192-bits of memory. Data widths of 1, 2, 4, 8, and 16 are supported by the MFB. Figure 9 shows the block diagram of the dual port SRAM.

Write data, address, chip select and read/write signals are always synchronous (registered.) The output data signals can be synchronous or asynchronous. Resets are asynchronous. All inputs on the same port share the same clock, clock enable, and reset selections. All outputs on the same port share the same clock, clock enable, and reset selections. Selections may be made independently between both inputs and outputs and ports. Table 5 shows the possible sources for the clock, clock enable and initialization signals for the various registers.




Figure 9. Dual-Port SRAM Block Diagram

Table 5. Register Clock, Clock Enable, and Reset in Dual-Port SRAM Mode

Register	Input	Source
Address, Write Data,		CLKA (CLKB) or one of the global clocks (CLK0 - CLK3). The selected sig- nal can be inverted if desired.
write, and Chip		CENA (CENB) or one of the global clocks (CLK1 - CLK 2). The selected sig- nal can be inverted if required.
Select	Reset	Created by the logical OR of the global reset signal and RSTA (RSTB). RSTA (RSTB) can be inverted is desired.

FIFO Mode

In FIFO Mode the multi-function array is configured as a FIFO (First In First Out) buffer with built in control. The read and write clocks can be different or the same dependent on the application. Four flags show the status of the FIFO; Full, Empty, Almost Full, and Almost Empty. The thresholds for Full, Almost full and Almost empty are programmable by the user. It is possible to reset the read pointer, allowing support of frame retransmit in communications applications. If desired, the block can be used in show ahead mode allowing the early reading of the next read address.

In this mode one ports accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 12 shows the block diagram of the FIFO.

Write data, write enable, flag outputs and read enable are synchronous. The Write Data, Almost Full and Full share the same clock and clock enables. Read outputs are synchronous although these can be configured in look ahead mode. The Read Data, Empty and Almost Empty signals share the same clock and clock enables. Reset is shared by all signals. Table 8 shows the possible sources for the clock, clock enable and reset signals for the various registers.

Figure 12. FIFO Block Diagram




Table 8. Register Clocks, Clock Enables, and Initialization in FIFO Mode

Register	Input	Source
	Clock	WCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.
Write Enable	Clock Enable	WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.
	Reset	N/A
Full and	Clock	WCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.
Almost Full Flags	Clock Enable	WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.
	Reset	Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired.
,	Clock	RCLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.
Empty and Almost Empty Flags	Clock Enable	RE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.
	Reset	Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired.

Programmable Slew Rate

The slew rate of outputs is carefully controlled. When outputs are configured as LVCMOS the devices support two slew rates. This allows system noise and performance to be balanced in a design.


Programmable Bus-Maintenance

All general-purpose inputs have programmable bus maintenance circuitry. These are intended to maintain a valid logic level into a device when driving devices go into the tri-state mode. Four options are available for users: pull-up, pull-down, bus-keeper, or nothing.

Expanded In-System Programmability (ispXP)

The ispXPLD 5000MX family utilizes a combination of EEPROM non-volatile cells and SRAM technology to deliver a logic solution that provides "instant-on" at power-up, a convenient single chip solution, and the capability for infinite reconfiguration. A non-volatile array distributed within the device stores the device configuration. At power-up this information is transferred in a massively parallel fashion into SRAM bits that control the operation of the device. Figure 18 shows the different ports and modes that are used in the configuration and programming of the ispXPLD 5000MX devices.

Figure 18. ispXP Block Diagram



IEEE 1532 ISP

In-system programming of devices provides a number of significant benefits including rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispXPLD 5000MX devices provide in-system programmability through their Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1532 standard. By using IEEE 1532 as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

The IEEE1532 programming interface allows programming of either the non-volatile array or reconfiguration of the SRAM bits.

The ispXPLD 5000MX devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispXPLD 5000MX devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispXPLD 5000MX devices during the testing of a circuit board.

sysCONFIG Interface

In addition to being able to program the device through the IEEE 1532 interface a microprocessor style interface (sysCONFIG interface) allows reconfiguration of the SRAM bits within the device. For more information on the sys-CONFIG capability, refer to TN1026, <u>ispXP Configuration Usage Guidelines</u>.

Security Scheme

A programmable security scheme is provided on the ispXPLD 5000MX devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit prevents readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. The security bit also prevents programming and verification. The entire device must be erased in order to erase the security bit.

Low Power Consumption

The ispXPLD 5000MX devices use zero power non-volatile cells along with full CMOS design to provide low static power consumption. The 1.8V core reduces dynamic power consumption compared with devices with higher core voltages. For information on estimating power consumption, refer to TN1031 Power Estimation in ispXPLD 5000MX Devices.

Density Migration

The ispXPLD 5000MX family has been designed to ensure that different density devices in the same package have compatible pin-outs. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

IEEE 1149.1-Compliant Boundary Scan Testability

All ispXPLD 5000MX devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal boundary scan registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for board-level testing. The test access port has its own supply voltage and can operate with LVCMOS3.3, 2.5 and 1.8V standards.

sysIO Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispXPLD 5000MX family of devices allows this by offering the user the ability to quickly configure the physical nature of the sysIO cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM[™] System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

DC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I I 1	Input or I/O Leakage	0 ð V _{IN} ð (V _{CCO} - 0.2V)	—		10	μΑ
I_{IL} , I_{IH}^{1}	Input of I/O Leakage	(V _{CCO} - 0.2V) < V _{IN} ð 3.6V	—		40	μΑ
I _{IH} ⁴	Input High Leakage Current	3.6V < V _{IN} ð 5.5V and 3.0V ð V _{CCO} ð 3.6V	-		3	mA
I _{PU} ³	I/O Active Pullup Current	0 ð V _{IN} ð 0.7 V _{CCO}	-30		-150	μΑ
I _{PD}	I/O Active Pulldown Current	V _{IL} (MAX) ð V _{IN} ð V _{IH} (MAX)	30	-	150	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL}$ (MAX)	30	-	_	μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCO}$	30	_		μA
I _{BHLO}	Bus Hold Low Overdrive Current	0 ð V _{IN} ð V _{IH} (MAX)		—	150	μA
I _{BHHO}	Bus Hold High Overdrive Current	0 ð V _{IN} ð V _{IH} (MAX)	—	_	150	μA
V _{BHT}	Bus Hold Trip Points	0 ð V _{IN} ð V _{IH} (MAX)	V _{CCO} * 0.35		V _{CCO} * 0.65	μΑ
C1	I/O Capacitance ²	V _{CCO} = 3.3V, 2.5V, 1.8V	—	8		pf
01		$V_{CC} = 1.8V, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	—	8	—	pf
C2	Clock Capacitance ²	V _{CCO} = 3.3V, 2.5V, 1.8V		8	_	pf
02	Clock Capacitance	$V_{CC} = 1.8V, V_{IO} = 0$ to V_{IH} (MAX)		8	—	pf
C3	Global Input Capacitance ²	V _{CCO} = 3.3V, 2.5V, 1.8V	—	8	—	pf
00	Ciobal input Capacitance	$V_{CC} = 1.8V, V_{IO} = 0$ to V_{IH} (MAX)		8	—	pf

Over Recommended Operating Conditions

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25°C, f=1.0MHz

 I_{PU} on JTAG pins has a maximum of -175μA for 5512MX devices.
 5V tolerant inputs and I/Os should be placed in banks where 3.0V δ V_{CCO} δ 3.6V. The JTAG and sysCONFIG ports are not included for the 5V tolerant interface.

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

		Base		4		19 00		5	-5	52	-7	' 5	
Parameter	Description	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{FIFOWES}	Write-Enable setup before Write Clock	_	2.33		2.33	—	2.91	_	2.91	C	3.03	—	ns
t _{FIFOWEH}	Write-Enable hold after Write Clock	_	-2.95		-2.95	—	-2.36	_	-2.36	-	-2.27	_	ns
t _{FIFORES}	Read-Enable setup before Read Clock	_	2.69		2.35	—	2.79		2.38		4.14	_	ns
t _{FIFOREH}	Read-Enable hold after Read Clock	_	-3.17	_	-3.17	_	-2.53	—	-2.53	—	-2.44		ns
t _{FIFORSTO}	Reset to Output Delay	_	_	3.30	_	3.30		4.13	_	4.13		4.29	ns
t _{FIFORSTR}	Reset Recovery Time	_	1.20	_	1.20	-	1.50	_	1.50	-	1.56		ns
t _{FIFORSTPW}	Reset Pulse Width	_	0.14	-	0.14		0.18	—	0.18	-	0.19	_	ns
t _{FIFORCLKO}	Read Clock to FIFO Out Delay	_		3.73	-	3.73	_	4.66	-	4.66	_	4.84	ns
CAM – Update	Mode									7			
t _{CAMMSS}	Memory Select Setup before CLK	_	1.40		0.70		1.50		1.40	—	1.44	_	ns
t _{CAMMSH}	Memory Select Hold after CLK		-0.01		-0.01		-0.01		-0.01	_	-0.01	_	ns
^t CAMENMSKS	Enable Mask Register Setup Time before CLK	-	-0.27		-0.27		-0.22	_	-0.22	_	-0.21	_	ns
^t CAMENMSKH	Enable Mask Register Setup Time after CLK		-0.01	Í	-0.01	-	-0.01	_	-0.01	_	-0.01	_	ns
t _{CAMADDS}	Address Setup Time before Clock	—	-0.27		-0.27	_	-0.22	_	-0.22	_	-0.21	_	ns
t _{CAMADDH}	Address Hold Time after Clock		-0.01		-0.01	—	-0.01	_	-0.01	_	-0.01	_	ns
^t CAMDATAS	Data Setup Time before Clock	-	-0.41		-0.41	—	-0.33	—	-0.33	_	-0.31	_	ns
^t CAMDATAH	Data Hold Time after Clock		-0.01		-0.01	_	-0.01	—	-0.01	_	-0.01	_	ns
^t CAMDCS	"Don't Care" Setup Time before Clock		-0.27		-0.27	—	-0.22	—	-0.22	_	-0.21	_	ns
t _{CAMDCH}	"Don't Care" Hold Time after Clock	_	-0.01		-0.01	—	-0.01	_	-0.01	_	-0.01	_	ns
t _{CAMRWS}	R/W Setup Time before Clock		-0.27		-0.27	_	-0.22	_	-0.22	_	-0.21	_	ns
t _{CAMRWH}	R/W Enable Hold Time after Clock	_	-0.01		-0.01	—	-0.01	—	-0.01	—	-0.01	—	ns
t _{CAMCES}	Clock Enable Setup Time before Clock	_	1.55		1.55	—	1.94	—	1.94	—	2.02	—	ns
t _{CAMCEH}	Clock Enable Hold Time after Clock	—	-2.95	—	-2.95	—	-2.36	—	-2.36	—	-2.27	—	ns

Over Recommended Operating Conditions

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

		Base	-	4	-4	15	-	5	-5	52	-7	75	
Parameter	Description	Parameter	Min.	Max.	Units								
t _{PDPRWH}	R/W Hold time after Clock Time	_	-0.01	—	-0.01	—	-0.01	—	-0.01	6	-0.01	—	ns
t _{PDPDATAS}	Data Setup before Clock Time	_	-0.27	_	-0.27	_	-0.22	—	-0.22	-	-0.21	_	ns
t _{PDPDATAH}	Data Hold time after Clock Time	_	-0.01	_	-0.01	_	-0.01		-0.01		-0.01	_	ns
t _{PDPRCLKO}	Read Clock to Output Delay	_	_	5.08	_	5.02		5.66		5.45		8.54	ns
t _{PDPCLKSKEW}	Opposite Clock Cycle Delay	_	1.40	_	1.40		1.76		1.76		1.83	—	ns
t _{PDPRSTO}	Reset to RAM Output Delay	_	_	3.30		3.30	_	4.13		4.13	-	4.29	ns
t _{PDPRSTR}	Reset Recovery Time	_	1.20		1.20	_	1.50	_	1.50	-	1.56	—	ns
t _{PDPRSTPW}	Reset Pulse Width	_	0.14	-	0.14		0.18	-	0.18		0.19	—	ns
Dual Port RAM	1												
t _{DPMSAS}	Memory Select A Setup Before R/W A Time	_	-0.27		-0.27	_	-0.27	-	-0.27	_	-0.21	_	ns
t _{DPMSAH}	Memory Select Hold time after R/W A Time		-0.01	—	-0.01	-	-0.01	_	-0.01	_	-0.01	_	ns
t _{DPCEAS}	Clock Enable A Setup before Clock A Time	_	3.72	Ē	3.72	_	3.72	_	3.72	_	4.84	_	ns
t _{DPCEAH}	Clock Enable A Hold time after Clock A Time	_	-2.95	-	-2.95	_	-2.95	_	-2.95	_	-2.27	_	ns
t _{DPADDAS}	Address A Setup before Clock A Time		-0.27		-0.27	_	-0.27	_	-0.27	_	-0.21	_	ns
t _{DPADDAH}	Address A Hold time after Clock A Time		-0.01	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	ns
t _{DPRWAS}	R/W A Setup before Clock A Time		-0.27	—	-0.27	_	-0.27	—	-0.27	_	-0.21	—	ns
t _{DPRWAH}	R/W A Hold time after Clock A Time		-0.01	—	-0.01	—	-0.01	—	-0.01	_	-0.01	—	ns
t _{DPDATAAS}	Write Data A Setup before Clock A Time	_	-0.27	_	-0.27	_	-0.27	_	-0.27	_	-0.21	_	ns
t _{dpdataah}	Write Data A Hold time after Clock A Time	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	ns
t _{DPMSBS}	Memory Select B Setup Before R/W B Time		-0.27	_	-0.27	_	-0.27	_	-0.27	_	-0.21	_	ns
t _{DPMSBH}	Memory Select Hold time after R/W B Time	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	ns

Over Recommended Operating Conditions

sysCLOCK PLL Timing

Symbol	Parameter	Conditions	Min	Max	Units
t _{PWH}	Input clock, high time	80% to 80%	1.2	—	ns
t _{PWL}	Input clock, low time	20% to 20%	1.2	—	ns
t _R , t _F	Input Clock, rise and fall time	20% to 80%		3.0	ns
t _{INSTB}	Input clock stability, cycle to cycle (peak)			+/- 250	ps
f _{MDIVIN}	M Divider input, frequency range		10	320	MHz
f _{MDIVOUT}	M Divider output, frequency range		10	320	MHz
f _{NDIVIN}	N Divider input, frequency range		10	320	MHz
f _{NDIVOUT}	N Divider output, frequency range		10	320	MHz
f _{VDIVIN}	V Divider input, frequency range		100	400	MHz
f _{VDIVOUT}	V Divider output, frequency range		10	320	MHz
t _{OUTDUTY}	Output clock, duty cycle		40	60	%
		Clean reference. 10 MHz < f _{MDIVOUT} < 20 MHz or 100MHz < f _{VDIVIN} < 160 MHz ¹	K	+/- 250	ps
tJIT(CC)		Clean reference. 20 MHz < f _{MDIVOUT} < 320 MHz and 160MHz < f _{VDIVIN} < 320 MHz ¹	-	+/- 150	ps
T 2	Output clock, period jitter (peak)	Clean reference. 10 MHz < f _{MDIVOUT} < 20 MHz or 100MHz < f _{VDIVIN} < 160 MHz ¹	_	+/- 300	ps
T _{JIT(PERIOD)} ²	Culput clock, period jitter (peak)	Clean reference. 20 MHz < f _{MDIVOUT} < 320 MHz and 160MHz < f _{VDIVIN} < 320 MHz ¹	_	+/- 150	ps
t _{CLK_OUT_DLY}	Input clock to CLK_OUT delay	Internal feedback	—	3.0	ns
t _{PHASE}	Input clock to external feedback delta	External feedback		600	ps
t _{LOCK}	Time to acquire phase lock after input stable			25	us
t _{PLL_DELAY}	Delay increment (Lead/Lag)	Typical = +/- 250ps	+/- 120	+/- 550	ps
t _{RANGE}	Total output delay range (lead/lag)		+/- 0.84	+/- 3.85	ns
t _{PLL_RSTW}	Minimum reset pulse width		—	1.8	ns
t _{CLK_IN} ³	Global clock input delay		—	1.0	ns
PLL_SEC_DELAY	Secondary PLL output delay (t _{PLL_DELAY})		—	1.5	ns

Over Recommended Operating Conditions

This condition assures that the output phase jitter will remain within specification.
 Accumulated jitter measured over 10,000 waveform samples.

3. Internal timing for reference only.

ispXP sysCONFIG Port Timing Specifications

Symbol	Timing Parameter	Min.	Max.	Units
sysCONFIG Write Cycle Tim	ing	•		
t _{SUCS}	Input setup time of CS to CCLK rise	10	—	ns
t _{HCS}	Hold time of CS to CCLK rise			ns
t _{SUWD}	Input setup time of write data to CCLK rise	10		ns
t _{HWD}	Hold time of write data to CCLK rise	0	-	ns
t _{PRGM}	Low time to reset device SRAM	5	50	ns
t _{DINIT}	INIT delay time	-	5	ms
t _{IODISS}	User I/O disable	-	_	ns
t _{IOENSS}	User I/O enable	—		ns
t _{WH}	Write clock High pulse width	18		ns
t _{WL}	Write clock Low pulse width	18		ns
f _{MAXW}	Write f _{MAX}		27	MHz
sysCONFIG Read Cycle Tim	ing			
t _{HREAD}	Hold time of READ to CCLK rise	1		ns
t _{SUREAD}	Input setup time of READ High to CCLK rise	15	_	ns
t _{RH}	READ clock high pulse width	18	—	ns
t _{RL}	READ clock low pulse width	18	—	ns
f _{MAXR}	Read f _{MAX}	—	27	MHz
t _{CORD}	Clock to out for read data	—	25	ns

Switching Test Conditions

Figure 21 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 14.

Figure 21. Output Test Load, LVTTL and LVCMOS Standards

 Table 14. Test Fixture Required Components

Test Condition	R ₁	R ₂	CL	Timing Ref.	V _{cco}
Default LVCMOS 1.8 I/O (L -> H, H -> L)	106	106	35pF	V _{CCO} /2	1.8V
				LVCMOS3.3 = 1.5V	LVCMOS3.3 = 3.0V
LVCMOS I/O (L -> H, H -> L)	—	_	35pF	$LVCMOS2.5 = V_{CCO}/2$	LVCMOS2.5 = 2.3V
				LVCMOS1.8 = $V_{CCO}/2$	LVCMOS1.8 = 1.65V
Default LVCMOS 1.8 I/O (Z -> H)	_	106	35pF	V _{CCO} /2	1.65V
Default LVCMOS 1.8 I/O (Z -> L)	106	—	35pF	V _{CCO} /2	1.65V
Default LVCMOS 1.8 I/O (H -> Z)		106	5pF	V _{OH} - 0.15	1.65V
Default LVCMOS 1.8 I/O (L -> Z)	106		5pF	V _{OL} + 0.15	1.65V

Note: Output test conditions for all other interfaces are determined by the respective standards.



ispXPLD 5000MX Family Data Sheet

Signals	208 PQFP ⁴	256 fpBGA ^{3, 5}	484 fpBGA, 5 ³	672 fpBGA ^{3, 5}
VCC	10, 49, 76, 114, 153, 180	D4, D13, F6, F11, L6, L11, N4, N13	A17, A6, AA2, AA21, AB17, AB6, B2, B21, D19, D4, F1, F22, G10, G11, G12, G13, K16, K7, L16, L7, M16, M7, T10, T11, T12, T13, T14, T9, U1, U22, W19, W4	AA21, AA6, F21, F6, G20, G7, J13, J14, K13, K14, L13, L14, M13, M14, N10, N11, N12, N15, N16, N17, N18, N9, P10, P11, P12, P15, P16, P17, P18, P9, R13, R14, T13, T14, U13, U14, V13, V14, Y20, Y7
VCCO0	5, 17, 189, 204	A1, F7, G6	B9, C3, G8, G9, H7, J2, J7, P4	H10, H11, H8, H9, J8, J9, K8, L8, M8, N8
VCCO1	42, 57, 72	K6, L7, T1	AA9, R7, T3, T8, Y3	P8, R8, T8, U8, V8, V9, W10, W11, W8, W9
VCCO2	85, 100, 107, 121	K11, L10, T16	AA14, R16, T15, T20, Y20	P19, R19, T19, U19, V18, V19, W12, W13, W14, W15, W16, W17, W18, W19
VCCO3	146, 161, 176	A16, F10, G11	B14, C20, G14, G15, H16, J16, J21, P19	H12, H13, H14, H15, H16, H17, H18, H19, J18, J19, K19, L19, M19, N19
VCCP	136	J16	M22	N25
VCCJ	27	J1	M1	N4
GND	15, 29, 44, 81, 119, 148, 185, 7, 19, 191, 205, 40, 56, 70, 87, 101, 109, 123, 144, 160, 174	K1, C3, C14, E5, E12, G7, G8, G9, G10, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10, M5, M12, P3	N1, A1, A2, A21, A22, AA1, AA22, AB1, AB22, B1, B22, C15, C8, D11, D12, E18, E5, F17, F6, G16, G7, H10, H11, H12, H13, H14, H15, H20, H3, H8, H9, J10, J11, J12, J13, J14, J15, J8, J9, K10, K11, K12, K13, K14, K15, K8, K9, L10, L11, L12, L13, L14, L15, L19, L4, L8, L9, M10, M11, M12, M13, M14, M19, M4, M9, N10, N11, N12, N13, N14, N9, P10, P11, P12, P13, P14, P9, R10, R11, R12, R13, R14, R15, R8, R9, T16, T7, W11, W12, Y15, Y8	A11, A16, A2, A25, AE1, AE2, AE25, AE26, AF11, AF16, AF2, AF25, B1, B2, B25, B26, J10, J11, J12, J15, J16, J17, K10, K11, K12, K15, K16, K17, K18, K9, L1, L10, L11, L12, L15, L16, L17, L18, L26, L9, M10, M11, M12, M15, M16, M17, M18, M9, N13, N14, P13, P14, R10, R11, R12, R15, R16, R17, R18, R9, T1, T10, T11, T12, T15, T16, T17, T18, T26, T9, U10, U11, U12, U15, U16, U17, U18, U9, V10, V11, V12, V15, V16, V17
GNDP	134	K16	N22	P26
NC ²		A15, B2, B12, B15, B16, C4, C12, C15, C16, D1, D11, D14,	J17, J6, K1, K17, K18, K19, K2, K20, K21, K22, K3, K4, K5, K6, L1, L17, L18, L2, L20, L21, L22,	A12, A13, A14, A15, AA10, AA11, AA12, AA13, AA14, AA15, AA16, AA17, AA7, AB10, AB11, AB12, AB13, AB14, AB15, AB16, AB17, AC10, AC11, AC12, AC13, AC14, AC15, AC16, AC17, AD11, AD12, AD13, AD14, AD15, AD16, AE11, AE12, AE13, AE14, AE15, AE16, AF12, AF13, AF14, AF15, B11, B12, B13, B14, B15, B16, C11, C12, C13, C14, C15, C16, C3, D10, D11, D12, D13, D14, D15, D16, D17, E10, E11, E12, E13, E14, E15, E16, E17, E6, E7, E8, F10, F11, F12, F13, F14, F15, F16, F17, G10, G11, G12, G13, G14, G15, G16, G17, Y10, Y11, Y12, Y13, Y14, Y15, Y16, Y17

1. All grounds must be electrically connected at the board level.

2. NC pins should not be connected to any active signals, $V_{CC}\, \text{or GND}.$

3. Balls for GND, V_{CC} and V_{CCOX} are connected within the substrate to their respective common signals. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

4. Pin orientation follows the conventional counter-clockwise order from pin 1 marking of the topside view.

5. Internal GNDs and I/O GNDs (Bank 0 - Bank 3) pare connected inside package. V_{CCO} balls connect to four power planes within the package, one each for V_{CCOX}.

ispXPLD 5256MX Logic Signal Connections (Continued)

		Primary Macrocell/	Alternate	Outputs		256 fpBGA
syslO Bank	LVDS Pair	Function	Macrocell 1	Macrocell 2	Alternate Input	Ball Number
3	51N	F2	E1	F1	F3	B8
3	51P	F0	E0	F0	F1	C8
0	52N	G30	G31	H31	G31	B7
0	52P	G28	G30	H30	G29	A7
-	-	GND	-	- •		NC
0	53N	G26	G29	H29	G27	D7
0	53P	G24	G28	H28	G25	C7
0	54N	G22	G27	H2 <mark>7</mark>	G23	B6
-	-	VCCO0	-		-	VCCO0
0	54P	G21	G26	H26	-	E7
-	-	GND (Bank 0)	-	-	-	GND (Bank 0)
0	55N	G20	G25	H25		E6
0	55P	G18	G24	H24	G19	A6
0	56N	G16/VREF0	G3	H3	G17	A5
0	56P	G14	G2	H2	G15	A4
0	57N	G12	G23	H23	G13	B5
0	57P	G10	G22	H22	G11	A3
0	58N	G8	G21	H21	G9	B4
0	58P	G6	G20	H20	G7	B3
0	59N	G5	G19	H19	-	C5
0	59P	G4	G18	H18	-	C6
0	60N	G2	G1	H1	G3	D5
0	60P	GO	GO	H0	G1	D6
-	-	VCC00	-	-	-	VCCO0
-	-	GND (Bank 0)		-	-	GND (Bank 0)

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs



ispXPLD 5768MX Logic Signal Connections (Continued)

syslO Bank	LVDS Pair	Primary Macrocell/ Function	Alternate Outputs		Alternate	256 fpBGA	484 fpBGA
			Macrocell 1	Macrocell 2	Inputs	Ball Number	Ball Number
-	-	VCC	-	-	-	VCC	VCC
0	109P	Q28	Q30	S30	Q29	A7	C11
-	-	GND	-	-	-	GND	GND
0	110N	Q26	Q29	S29	Q27	D7	B11
0	110P	Q24	Q28	S28	Q25	C7	A11
0	111N	Q22	Q27	S27	Q23	B6	F11
-	-	VCCO0	-	-	-	VCCO0	VCCO0
0	111P	Q20	Q26	S26	Q21	E7	F10
-	-	GND (Bank 0)	-	-		GND (Bank 0)	GND (Bank 0)
0	112N	Q18	Q25	S25	Q19	E6	E10
0	112P	Q16	Q24	S24	Q17	A6	C10
0	113N	Q14/VREF0	Q3	S3	Q15	A5	D10
0	113P	Q12	Q2	S2	Q13	A4	B10
0	114N	Q10	Q23	S23	Q11	B5	A10
0	114P	Q8	Q22	S22	Q9	A3	A9
0	115N	Q6	Q21	S21	Q7	B4	C9
0	115P	Q4	Q20	S20	Q5	B3	D9
0	116N	Q2	Q19	S19	Q3	C5	F9
0	116P	Q0	Q18	S18	Q1	C6	E9
0	117N	R30	Q1	S1	R31	D5	A8
-	-	VCCO0	-		-	VCCO0	VCCO0
0	117P	R28	Q0	S 0	R29	D6	B8
-	-	GND (Bank 0)	-	-	-	GND (Bank 0)	GND (Bank 0
0	118N	R26	S29	-	R27	—	A7
0	118P	R24	S28	-	R25	—	B7
0	119N	R22	S27	-	R23	—	A5
0	119P	R20	S26	-	R21	—	B5
0	120N	R18	S25	-	R19	—	B6
0	120P	R16	S24	-	R17	—	C7
0	121N	R14	S23	-	R15	—	E8
0	121P	R12	S22	-	R13	—	E7
0	122N	R10	S21	-	R11	—	E6
	-	VCC	-	-	-	VCC	VCC
0	122P	R8	S20	-	R9	—	D6
-	-	GND	-	-	-	GND	GND
0	123N	R6	S19	-	R7	—	D8
-	-	VCCO0	-	-	-	VCCO0	VCCO0
0	123P	R4	S18	-	R5	—	F8
-	-	GND (Bank 0)	-	-	-	GND (Bank 0)	GND (Bank 0)
0	124N	R2	S17	-	R3		F7
0	124P	R0	S16	-	R1		D7
0	125N	S30	S15	-	S31	A2	C6
0	125P	S28	S14	-	S29	B2	C5

ispXPLD 51024MX Logic Signal Connections (Continued)

syslO Bank	LVDS Pair	Primary Macrocell/Function	Alternate Outputs		Alternate	484 fpBGA	672 fpBGA
			Macrocell 1	Macrocell 2	Input	Ball Number	Ball Number
-	GCLK3P	GCLK3	-	-	-	N16	N24
3	93N	R0	T31	R31	R1	J22	N23
3	93P	R2	T30	R30	R3	H22	N22
3	94N	R4	T29	R29	R5	N19	M26
3	94P	R6	T28	R28	R7	P15	M25
3	95N	R8	T27	R27	R9	P21	M23
3	95P	R10	T26	R26	R11	N15	M22
-	-	GND (Bank 3)	-	-	- 1	GND (Bank 3)	GND (Bank 3)
3	96N	R12	T25	R25	R13	M15	N20
-	-	VCCO3	-	-	-	VCCO3	VCCO3
3	96P	R14	T24	R24	R15	N20	M20
-	-	GND	-		-	GND	GND
3	97N	R16	T23	R23	R17	P22	N21
3	97P	R18	T22	R22	R19	N21	M21
3	98N	R20	T21	R21	R21	N17	M24
3	98P	R22	T20	R20	R23	M20	L24
3	99N	R24	T19	R19	R25	P17	L23
-	-	VCC		-		VCC	VCC
3	99P	R26	T18	R18	R27	P18	L22
3	100N	R28	T17	R17	R29	M21	L25
3	100P	R30	T16	R16	R31	M17	K26
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)
3	101N	то	T15	R15	T1	L20	K25
-	-	VCCO3		-	-	VCCO3	VCCO3
3	101P	Т2	T14	R14	Т3	N18	K24
3	102N	T4	T13	R13	T5	L21	K23
3	102P	Т6	T12	R12	T7	M18	K22
3	103N	Т8	T11	R11	Т9	L22	J25
3	103P	T10	T10	R10	T11	L17	J24
3	104N	T12	Т9	R9	T13	K22	L21
3	104P	T14	Т8	R8	T15	L18	K21
3	105N	T16	T7	R7	T17	K21	L20
3	105P	T18	Т6	R6	T19	K18	K20
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	
3	106N	T20	T5	R5	T21	K20	J23
-	-	VCCO3	-	-	-	VCCO3	VCCO3
3	106P	T22	T4	R4	T23	K17	J22
3	107N	T24	Т3	R3	T25	K19	J26
3	107P	T26	T2	R2	T27	J17	H26
3	108N	T28	T1	R1	T29	E22	H25
3	108P	T30/PLL_FBK1	T0	R0	T31	E21	H24
3	109N	U0/PLL_RST1	X27	V27	U1	G22	H23
3	109P	U2	X26	V26	U3	F21	H22

ispXPLD 51024MX Logic Signal Connections (Continued)

		Duin	Alternate Outputs		A 11 1 .	404 6-004	670 (- 0.0.1
syslO Bank	LVDS Pair	Primary Macrocell/Function	Macrocell 1	Macrocell 2	Alternate Input	484 fpBGA Ball Number	672 fpBGA Ball Number
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)
3	110N	U4	X25	V25	U5	H21	J21
-	-	VCCO3	-	-	-	VCCO3	VCCO3
3	110P	U6	X24	V24	U7	G21	H21
-	-	GND	-	-	-	GND	GND
3	111N	U8	X23	V23	U9	D22	G25
3	111P	U10	X22	V22	U11	D21	G24
3	112N	U12	X21	V21	U13	J20	G23
3	112P	U14/CLK_OUT1	X20	V20	U15	J19	G22
3	113N	U16	V31	-	U17	E20	J20
-	-	VCC	-	-	-	VCC	VCC
3	113P	U18	V30	U30	U19	F20	H20
3	114N	U20	V29	U28	U21	H17	G26
3	114P	U22	V28	U26	U23	H18	F25
-	-	GND (Bank 3)	-	-		GND (Bank 3)	GND (Bank 3)
3	115N	U24	V27	-	U25	J18	F24
-	-	VCCO3		-	-	VCCO3	VCCO3
3	115P	U26	V26	-	U27	H19	F23
3	116N	U28	V25	-	U29	G20	G21
3	116P	U30	V24		U31	G19	F22
-	-	GND			-	GND	GND
3	117N	VO	V23	-	V1	C22	F26
-	-	VCC	-	-	-	VCC	VCC
3	117P	V2	V22	-	V3	C21	E26
3	118N	V4	V21	-	V5	D20	E25
3	118P	V6	V20	-	V7	C19	E24
3	119N	V8	V19	-	V9	F19	E23
3	119P	V10	V18	-	V11	E19	E22
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)
3	120N	V12	V17	-	V13	G18	D26
	-	VCCO3	-	-	-	VCCO3	VCCO3
3	120P	V14	V16	-	V15	F18	D25
3	121N	V16	V15	-	V17	B20	D24
3	121P	V18	V14	-	V19	B19	D23
3	122N	V20	V13	-	V21	A20	C26
3	122P	V22	V12	-	V23	A19	C25
3	123N	V24	X19	V19	V25	D18	G19
3	123P	V26	X18	V18	V27	C18	F19
3	124N	V28	X17	V17	V29	G17	G18
3	124P	V30	X16	V16	V31	F16	F18
3	125N	W0	X31	V31	W1	E17	F20
3	125P	W2	X30	V30	W3	D17	E20
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)

ispXPLD 51024MX Logic Signal Connections (Continued)

sysIO	LVDS Pair	Primary Macrocell/Function	Alternate Outputs		Alternate	484 fpBGA	672 fpBGA
Bank			Macrocell 1	Macrocell 2	Input	Ball Number	Ball Number
3	126N	W4	V11	U21	W5	B18	E19
-	-	VCCO3	-	-	-	VCCO3	VCCO3
3	126P	W6	V10	U20	W7	A18	E18
-	-	GND	-	-	-	GND	GND
3	127N	W8	V9	U18	W9	C17	C24
-	-	VCC	-	-		VCC	VCC
3	127P	W10	V8	U16	W11	B17	C23
3	128N	W12	V7	U12	W13	C16	D22
3	128P	W14	V6	U10	W15	B16	D21
3	129N	W16	V5	U8	W17	F13	E21
3	129P	W18	V4	U6	W19	F15	D20
3	130N	W20	V3	U5	W21	D16	D19
3	130P	W22	V2	U4	W23	E16	D18
3	131N	W24	V1	U2	W25	A16	C22
3	131P	W26	VO	U0	W27	A15	C21
-	-	GND (Bank 3)		-	-	GND (Bank 3)	GND (Bank 3)
3	132N	W28	X15	V15	W29	B15	C20
-	-	VCCO3		-	-	VCCO3	VCCO3
3	132P	W30	X14	V14	W31	A14	C19
3	133N	X0	X13	V13	X1	D15	C18
3	133P	X2	X12	V12	Х3	E15	C17
3	134N	X4	X11	V11	X5	D14	B24
3	134P	X6	X10	V10	Х7	F14	B23
3	135N	X8	Х9	V9	X9	A13	B22
3	135P	X10	X8	V8	X11	B13	B21
3	136N	X12/VREF3	X29	V29	X13	C14	B20
3	136P	X14	X28	V28	X15	E14	B19
3	137N	X16	X7	V7	X17	E13	B18
3	137P	X18	X6	V6	X19	F12	B17
	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)
3	138N	X20	X5	V5	X21	D13	A24
-	-	VCCO3	-	-	-	VCCO3	VCCO3
3	138P	X22	X4	V4	X23	C13	A23
3	139N	X24	X3	V3	X25	E12	A22
-	-	GND	-	-	-	GND	GND
3	139P	X26	X2	V2	X27	C12	A21
-	-	VCC	-	-	-	VCC	VCC
3	140N	X28	X1	V1	X29	B12	A20
3	140P	X30	X0	V0	X31	A12	A19
0	141N	Y30	Y31	AA31	Y31	E11	A18
-	-	VCC	-	-	-	VCC	VCC
0	141P	Y28	Y30	AA30	Y29	C11	A17
-	-	GND	-	-	-	GND	GND