

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	31
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-XFQFN Exposed Pad
Supplier Device Package	40-HXQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213j6tnnp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h	register	Symbol	Alter Neset
1			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
		OCD	00000100b
000Ch	Oscillation Stop Detection Register		
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h	<u> </u>		119
0017h		 	1
0018h			
0019h			
001911 001Ah			
001Bh		0000	0.01
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0023h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
	High-Speed On-Chip Oscillator Control Register 2	FRA2	
0025h	High-Speed On-Chip Oscillator Control Register 2		00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h		00005	
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0030H	Voltage Monitor Circuit Control Register	VCAC	00h
003111 0032h	Totago Montos Choult Eago Octob Nogister	10,10	00.1
	Voltage Detect Register 1	VCA1	00001000h
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b (5)
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h	, , , , , , , , , , , , , , , , , , ,	1	
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
000011	1 - Stage memor o original control regions	1	
0039h		1101110	1100X011b (5)
	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.
- 4. The LVDAS bit in the OFS register is set to 1.
- 5. The LVDAS bit in the OFS register is set to 0.



SFR Information (2) (1) Table 4.2

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h		EMPDV40	
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h 0043h			
0043h 0044h			
0044II			
0045h		+	_
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah			
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h	LIADTO T. VII. A. O. A. I. D. A. A.	00710)/////////////////////////////////////
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h 0053h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h 0054h			
0054h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0055h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h	Time IXA interrupt Control Register	TICALO	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	, ,		
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h 0066h			
0067h			
0067H			
0069h			_
006Ah	Sensor Control Unit Interrupt Control Register	SCUIC	XXXXX000b
006Bh	2222. 22.mo. G.m. monap. Go.m.o. Nogiotoi	230.0	
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h 0077h			
0077h 0078h			
0078h			
0079fi 007Ah			-
007An			+
007Ch			
007Dh			
007Eh			
007Fh			
Y: Undofined		<u> </u>	

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.4 SFR Information (4) (1)

Address	Dogistor	Symbol	After Reset
	Register		
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	TVD Neglotor 2	/\BZ	
		150	000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
	No Register 5	ADS	
00CBh			000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			0000007.5.62
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
	A/D Control Degister 0		
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h		P1	XXh
	Port P1 Register		
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh		+	-
		+	+
00ECh			1
00EDh			
00EEh			
00EFh			
00F0h			1
00F1h		+	+
			1
00F2h			1
00F3h			
00F4h			
00F5h			
00F6h			
		+	+
00F7h			
00F8h			
00F9h			
00FAh			
00FBh		+	+
			+
00FCh			
00FDh			
00FEh			
00FFh			
X: Undefined	1		1

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.5 SFR Information (5) (1)

Address	Desistan	0:	Attau Danat
	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh	I man the times of the great	1112111	
0110h			
0111h			
0111h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0120h	Timer RC Control Register 1	TRCCR1	00h
012111 0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0122II			
	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			
			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh FFh
012Ah 012Bh	Timer RC General Register B	TRCGRB	
	1	TRCGRB	FFh
012Bh 012Ch	Timer RC General Register B Timer RC General Register C		FFh FFh FFh
012Bh 012Ch 012Dh	Timer RC General Register C	TRCGRC	FFh FFh FFh FFh
012Bh 012Ch 012Dh 012Eh	1		FFh FFh FFh FFh FFh
012Bh 012Ch 012Dh 012Eh 012Fh	Timer RC General Register C Timer RC General Register D	TRCGRC TRCGRD	FFh FFh FFh FFh FFh FFh
012Bh 012Ch 012Dh 012Eh 012Fh 0130h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2	TRCGRC TRCGRD TRCCR2	FFh FFh FFh FFh FFh O0011000b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register	TRCGRC TRCGRD TRCCR2 TRCDF	FFh FFh FFh FFh FFh 00011000b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b O0h
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register	TRCGRC TRCGRD TRCCR2 TRCDF	FFh FFh FFh FFh FFh 00011000b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b O0h
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Ch 012Dh 012Eh 013Fh 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0138h 0139h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0139h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Ch 012Dh 012Eh 013Fh 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0138h 0139h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0133h 0134h 0135h 0136h 0137h 0138h 0138h 0138h 0138h 0138h	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b
012Bh 012Ch 012Ch 012Dh 012Eh 013Fh 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah	Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCGRC TRCGRD TRCCR2 TRCDF TRCOER	FFh FFh FFh FFh O0011000b 00h 01111111b

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (1)

Table 4.11	Of it information (11)		
Address	Register	Symbol	After Reset
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	DTO CONTO Data 12	510512	XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	DTO OGNITOR Data 10	D10D10	XXh
2CBAh	-		XXh
2CBBh	1		XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h	1		XXh
2CC2h	1		XXh
2CC3h	1		XXh
2CC4h	†		XXh
2CC5h	1		XXh
2CC6h	1		
			XXh
2CC7h	DT0.0 D		XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh	1		XXh
2CCEh	1		XXh
2CCFh	1		XXh
200111	I .		7.741

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h	1		XXh
2CD2h	1		XXh
2CD3h	1		XXh
2CD4h	1		XXh
2CD5h	1		XXh
2CD6h	1		XXh
2CD7h	1		XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h	1		XXh
2CDAh	1		XXh
2CDBh	1		XXh
2CDCh			XXh
2CDDh	1		XXh
2CDEh	†		XXh
2CDFh	†		XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h	1		XXh
2CE2h	†		XXh
2CE3h	†		XXh
2CE4h	+		XXh
2CE5h	+		XXh
2CE6h	+		XXh
2CE7h	-		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h	- Dio Gonii oi Bala 21	316321	XXh
2CEAh	-		XXh
2CEBh	-		XXh
2CECh	+		XXh
2CEDh	-		XXh
2CEEh	-		XXh
2CEFh	-		XXh
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h	B 10 doint of Bata 22	D10022	XXh
2CF2h	-		XXh
2CF3h	-		XXh
2CF4h	-		XXh
2CF5h	-		XXh
2CF6h	-		XXh
2CF7h	-		XXh
2CF7fi 2CF8h	DTC Control Data 23	DTCD23	XXh
2CF8h	DIO CONTION DATA 23	D1CD23	XXh
2CF9fi 2CFAh	-		XXh
	-		
2CFBh	-		XXh
2CFCh 2CFDh	4		XXh
ZUFUN	-		XXh
2000			XXh
2CFEh			V/VI-
2CFEh 2CFFh 2D00h			XXh

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			-
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:	Lino		T/N / O
FFE3h	ID2		(Note 2)
FFEBh	ID3		(Note 2)
:	100		(Note 2)
FFEFh	ID4		(Note 2)
:	1		1 .
FFF3h	ID5		(Note 2)
<u>:</u>			
FFF7h	ID6		(Note 2)
: FFFBh	107		(Note 2)
FFFBN	ID7		(Note 2)
FFFFh	Option Function Select Register	OFS	(Note 1)

^{1.} The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

^{2.} The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Table 5.2 Recommended Operating Conditions

Company of		Darameter		Conditions		Standard	d	I lait	
Symbol		Ра	rameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage				1.8	_	5.5	V	
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Other th	nan CMOS ir			0.8 Vcc	_	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.55 Vcc	1	Vcc	V
			function (I/O port)		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0.65 Vcc	1	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	1	Vcc	V
				: 0.5 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.7 Vcc	1	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc		Vcc	V
			I clock input	, ,		1.2		Vcc	V
VIL	Input "L" voltage		nan CMOS ir	•		0		0.2 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.2 Vcc	V
		input	switching function	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.2 Vcc	V
			(I/O port)		1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
			(" 6 60.1)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.35 Vcc	V
			I clock input	, ,		0		0.4 Vcc	V
IOH(sum)	Peak sum output "H" current		all pins Іон(р			_		-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	avg)		_	_	-80	mA
IOH(peak)	Peak output "H"	Drive ca	apacity Low			_	_	-10	mA
	current	Drive ca	apacity High			_	1	-40	mA
IOH(avg)	Average output	Drive ca	apacity Low			_	1	-5	mA
	"H" current		apacity High			_	1	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of	all pins IOL(p	eak)		_	_	160	mA
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(a	vg)		_	_	80	mA
IOL(peak)	Peak output "L"	Drive ca	apacity Low			_	_	10	mA
	current	Drive ca	apacity High			_	_	40	mA
IOL(avg)	Average output	Drive ca	apacity Low			_	_	5	mA
	"L" current	Drive ca	apacity High			_	_	20	mΑ
f(XIN)	XIN clock input osc	cillation fr	equency		2.7 V ≤ Vcc ≤ 5.5 V	_	I	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
fOCO40M	When used as the	count so	urce for time	er RC ⁽³⁾	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
_	System clock frequ	iency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_		5	MHz
f(BCLK)	CPU clock frequen	су			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz

- 1. Vcc = 1.8 V to 5.5 V at Topr = -20°C to 85°C (N version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.

Table 5.3 A/D Converter Characteristics

Symbol	Paramete	_	Conditions			Standard		Unit
Symbol	Paramete	1	Cond	IIIONS	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVcc		_		10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±3	LSB
			Vref = AVcc = 3.3 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 3.3 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
φAD	A/D conversion clock		4.0 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	20	MHz
			3.2 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	16	MHz
			2.7 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	10	MHz
			2.2 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	5	MHz
_	Tolerance level impedan	се			_	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVcc = 5.0 V, d	AD = 20 MHz	2.2	_	_	μS
		8-bit mode	Vref = AVcc = 5.0 V,	AD = 20 MHz	2.2			ms
tsamp	Sampling time		φAD = 20 MHz		0.75	_		μS
lVref	Vref current		Vcc = 5.0 V, XIN = f1	= φAD = 20 MHz	_	45		μА
Vref	Reference voltage				2.2	_	AVcc	V
VIA	Analog input voltage (3)				0	_	Vref	V
OCVREF	On-chip reference voltag	e	$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 V to 5.5 V, Vss = 0 V at Topr = -20°C to 85°C (N version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.5 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions		Standa	ard	Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	_	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μS
1	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
1	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0		_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20	_	85	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	_	_	year

Notes:

- 1. Vcc = 2.7 V to 5.5 V at Topr = -20° C to 85°C (N version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 2 Circuit Electrical Chara
--

Symbol	Parameter	Condition Standard				Unit
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.10	_	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	_	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		_	_	100	μS

Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $Topr = -20 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ (N version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.9 Power-on Reset Circuit (2)

Symbol	Parameter	Condition Standard		Unit		
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Offic
t rth	External power Vcc rise gradient	(Note 1)	0	_	50000	mV/msec

Notes:

- 1. The measurement condition is Topr = -20° C to 85°C (N version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.14 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20° C to 85°C (N version), unless otherwise specified.)

Symbol	Parameter		Condition	;	Standard		Unit
Symbol	ı arameter		CONDITION	Min.	Тур.	Max.	Oill
Icc	Power supply current (Vcc = 3.3 V to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6.5	15	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		3	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	2	5.0	μА
			VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5	_	μА

Table 5.17 S	erial Interface
---------------------	-----------------

Symbol	Parameter	Stan	Unit	
Symbol	Falantetei		Max.	Offic
tc(CK)	CLKi input cycle time	200	_	ns
tW(CKH)	CLKi input "H" width	100	_	ns
tW(CKL)	CLKi input "L" width	100	_	ns
td(C-Q)	TXDi output delay time	_	50	ns
th(C-Q)	TXDi hold time	0	_	ns
tsu(D-C)	RXDi input setup time	50	_	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0, 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.18 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol Parameter		Stan	Unit	
Symbol	oyinboi i arametei	Min.	Max.	5
tW(INH)	INTi input "H" width, Kli input "H" width	250 ⁽¹⁾	_	ns
tW(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	_	ns

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.25 Electrical Characteristics (5) [1.8 V \leq Vcc < 2.7 V]

Symbol		Parameter	Condition			Standard	dard	Unit
Syllibol		raiailletei	Condition	1	Min.	Тур.	Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	_	Vcc	V
	voltage		Drive capacity Low	Iон = −1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		Ioн = -200 μA	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High	IoL = 2 mA	_	_	0.5	V
	voltage		Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		Ιοι = 200 μΑ	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SCL2, SDA2			0.05	0.20	_	V
		RESET			0.05	0.20	1	V
IIН	Input "H" cu	rrent	$V_1 = 2.2 \text{ V}, \text{ Vcc} = 2.2 \text{ V}$		_	_	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 V		_	_	-4.0	μА
RPULLUP	Pull-up resis	stance	VI = 0 V, Vcc = 2.2 V		70	140	300	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
VRAM	RAM hold v	oltage	During stop mode		1.8	_		V

^{1.} $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ at Topr = -20°C to 85°C (N version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.26 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20° C to 85°C (N version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	d	Unit
Symbol	i arameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 1.8 V to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1	_	1	_	mA
on- osc	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μΑ	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2	5	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		5	_	μΑ

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.27 External Clock Input (XOUT)

Symbol	Parameter		Standard		
Symbol		Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	200	_	ns	
twh(xout)	XOUT input "H" width	90	_	ns	
twl(xout)	XOUT input "L" width	90	_	ns	




Figure 5.12 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.28 TRAIO Input

Symbol	Symbol Parameter		Standard	
Symbol	raidilletei	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	_	ns
tWH(TRAIO)	TRAIO input "H" width	200	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.29 Serial Interface	Table	5.29	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter	Stan	Unit	
Symbol	Farameter		Max.	Offic
tc(CK)	CLKi input cycle time	800	_	ns
tW(CKH)	CLKi input "H" width	400	_	ns
tW(CKL)	CLKi input "L" width	400	_	ns
td(C-Q)	TXDi output delay time	_	200	ns
th(C-Q)	TXDi hold time	0	_	ns
tsu(D-C)	RXDi input setup time	150	_	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0, 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tW(INH)	INTi input "H" width, KIi input "H" width	1000 (1)	_	ns
tW(INL)	INTi input "L" width, Kli input "L" width	1000 (2)		ns

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/3JT Group Datasheet

Rev.	Date	Description		
		Page	Summary	
0.10	Jul 12, 2010	_	First Edition issued	
1.00	Apr 26, 2011	All pages	"Preliminary", "Under development", and "D version" deleted	
		3	Table 1.2 revised, Note 1 deleted	
		4	Table 1.3 and Figure 1.1 revised	
		12	3.1 "The internal ROM with address 0FFFFh." deleted	
		26	Table 5.1 revised	
		27	Note 1 revised	
		29	Note 1 revised	
		31	Table 5.5, Note 1, Note 7 revised, and Note 8 added	
		32	Note 1 of Table 5.6 and Table 5.7 revised	
		33	Note 1 of Table 5.8 and Table 5.9 revised	
		34	Table 5.10, Note 1 of Table 5.10 and Table 5.11 revised	
		35	Note 1 revised	
		36	Table 5.14 revised	
		39	Note 1 revised	
		40	Table 5.20 revised	
		43	Note 1 revised	
		44	Table 5.26 revised	

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.