



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x8b; D/A 1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 20-DIP (0.300", 7.62mm) |
| Supplier Device Package | 20-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c781-i-p |

| FIGURE 2-3: | REGISTER FILE MAP |
|---------------|------------------------|
| I IGUILE 2-3. | IVEGIO I EIV I IEE MAI |

| | File ddress | А | File ddress | Δ | File ddress | Ad | File ddres |
|--------------------------------|----------------|--------------------------------|----------------|---------------------|----------------|---------------------|---------------|
| Indirect addr.(*) | 00h | Indirect addr.(*) | 80h | Indirect addr.(*) | 100h | Indirect addr.(*) | 180 |
| TMR0 | 01h | OPTION REG | 81h | TMR0 | 101h | OPTION REG | 181 |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 182 |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 183 |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 184 |
| PORTA | 05h | TRISA | 85h | TOIL | 105h | TOR | 185 |
| PORTB | 06h | TRISB | 86h | PORTB | 106h | TRISB | 186 |
| | 07h | TRIOD | 87h | TORTE | 107h | TRIOD | 187 |
| | 08h | | 88h | | 108h | | 188 |
| | 09h | | 89h | | 109h | | 189 |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18/ |
| INTCON | 0Bh | INTCON | 8Bh | | 10An | | 18 |
| PIR1 | 0Ch | PIE1 | 8Ch | INTCON | 10Ch | INTCON | 180 |
| FIIXI | 0Dh | 1 151 | | PMDATL | | PMCON1 | |
| TMR1L | 0Eh | DOON | 8Dh | PMADRL | 10Dh | | 18[|
| | 0En | PCON | 8Eh | PMDATH | 10Eh | | 18 |
| TMR1H T1CON | | | 8Fh | PMADRH | 10Fh | | 18 |
| TTCON | 10h | | 90h | CALCON | 110h | | 190 |
| | 11h | | 91h | PSMCCON0 | 111h | | 19 |
| | 12h | | 92h | PSMCCON1 | 112h | | 192 |
| | 13h | | 93h | | 113h | | 193 |
| | 14h | | 94h | | 114h | | 194 |
| | 15h | WPUB | 95h | | 115h | | 198 |
| | 16h | IOCB | 96h | | 116h | | 196 |
| | 17h | | 97h | | 117h | | 197 |
| | 18h | | 98h | | 118h | | 198 |
| | 19h | | 99h | CM1CON0 | 119h | | 199 |
| | 1Ah | | 9Ah | CM2CON0 | 11Ah | | 19/ |
| | 1Bh | REFCON | 9Bh | CM2CON1 | 11Bh | | 19 |
| | 1Ch | LVDCON | 9Ch | OPACON | 11Ch | | 190 |
| | 1Dh | ANSEL | 9Dh | | 11Dh | | 19[|
| ADRES | 1Eh | | 9Eh | DAC | 11Eh | | 19 |
| ADCON0 | 1Fh | ADCON1 | 9Fh | DACON0 | 11Fh | | 19 |
| | 20h | General Purpose Register | A0h | | 120h | | 1A |
| General Purpose Register | | 32 Bytes | BFh | | | | |
| 96 Bytes | | | EFh | | | | |
| - | | 0000000 | F0h | 0000000 | 170h | 0000000 | 1F0 |
| | | accesses 70h-7Fh | | accesses 70h-7Fh | | accesses 70h-7Fh | |
| | 7Fh | | FFh | | 17Fh | | 1FF |
| Bank 0 | | Bank 1 | | Bank 2 | | Bank 3 | |

2.4 OPTION_REG Register

The OPTION_REG register is a readable and writable register which contains various control bits to configure:

- TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler)
- · External INT interrupt
- TMR0
- · Weak pull-ups on PORTB

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION REGISTER (OPTION_REG: 81h, 181h)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit7 | | | • | | | • | hit∩ |

RBPU: PORTB Pull-up Enable bit(1) bit 7

1 = PORTB weak pull-ups are disabled

0 = PORTB weak pull-ups are enabled by the WPUB register

INTEDG: Interrupt Edge Select bit bit 6

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 T0CS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (Fosc/4)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS<2:0>: Prescaler Rate Select bits

| Bit Value | TMR0 Rate | WDT Rate |
|-----------|-----------|----------|
| 000 | 1:2 | 1:1 |
| 001 | 1:4 | 1:2 |
| 010 | 1:8 | 1:4 |
| 011 | 1:16 | 1:8 |
| 100 | 1:32 | 1:16 |
| 101 | 1:64 | 1:32 |
| 110 | 1:128 | 1:64 |
| 111 | 1:256 | 1:128 |

Note 1: Individual weak pull-ups on RB pins can be enabled/disabled from the weak pull-up PORTB register (WPUB).

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented b | oit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

3.0 **I/O PORTS**

Most pins for the I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC Mid-Range Reference Manual (DS33023)

3.1 I/O Port Analog/Digital Mode

The PIC16C781/782 has two I/O ports: PORTA and PORTB. Some of these port pins are mixed signal (can be digital or analog). When an analog signal is present on a pin, the pin must be configured as an analog input

to prevent unnecessary current drawn from the power supply. The Analog Select register (ANSEL) allows the user to individually select the Digital/Analog mode on these pins. When the Analog mode is active, the port pin always reads as a logic 0.

- Note 1: On a Power-on Reset, the ANSEL register configures these mixed signal pins as Analog mode: RA<3:0>, RB<3:0>.
 - 2: If a pin is configured as Analog mode, the pin always reads '0', even if the digital output is active.

REGISTER 3-1: ANALOG SELECT REGISTER (ANSEL: 9Dh)

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7 | ANS6 | ANS5 | ANS4 | ANS3 | ANS2 | ANS1 | ANS0 |
| bit 7 | | • | | • | | • | bit 0 |

bit 7-0 ANS<7:0>: Select Analog Input Function on AN<7:0> bits

1 = Analog input 0 = Digital I/O

Note: Setting a pin to an analog input disables the digital input buffer. The corresponding TRIS bit should be set to input mode when using pins as analog inputs.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

If another module has enabled the bandgap, then the reference will be stable when the PLVD module is enabled and the BGST flag can be ignored. However, if the bandgap has not been previously enabled, the LVDIF bit will not be valid until the BGST bit is set (see Figure 8-3). Systems using the PLVD interrupt should not enable the interrupt until after the reference is stable to prevent spurious interrupts.


8.2.1 SETTING UP THE PLVD MODULE

The following steps are needed to set up the PLVD Module:

 Write the value to the LV3:LV0 bits (LVDCON register), which selects the desired PLVD Trip Point.

- Ensure that PLVD interrupts are disabled (the LVDIE bit is cleared), or the GIE bit is cleared).
- 3. Enable the PLVD module (set the LVDEN bit in the LVDCON register).
- Wait for the PLVD module to stabilize (the BGST bit to become set).
- Clear the PLVD interrupt flag, which may have falsely become set until the PLVD module has stabilized (clear the LVDIF bit).
- Enable the PLVD interrupt (set the LVDIE and the GIE bits).

FIGURE 8-3: LOW VOLTAGE DETECT WAVEFORMS



9.1.2 ADCON1 REGISTER

The ADCON1 register, shown in Register 9-3, controls the reference voltage selection for the ADC module.

Bits VCFG<1:0> select the reference voltage (ADCREF).

9.1.3 ADRES REGISTER

The ADRES register, shown in Register 9-2, contains the 8-bit result of the conversion. At the completion of the ADC conversion:

- · 8-bit result is loaded into ADRES.
- GO/DONE bit (ADOCN0<2>) is cleared.
- ADC interrupt flag bit ADIF (INTCON<6> and PIR1<6>) are set.
- If the ADC interrupt is enabled, an interrupt is also generated.

REGISTER 9-2: ADC RESULT REGISTER (ADRES: 1Eh)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 AD<7:0>: ADC Conversion Results bits

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | l bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

REGISTER 9-3: ADC CONTROL REGISTER 1 (ADCON1: 9Fh)

| U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----|-------|-------|-----|-----|-----|-------|
| _ | _ | VCFG1 | VCFG0 | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

bit 7-6 Unimplemented: Read as '0'

bit 5-4 VCFG<1:0>: Voltage Reference Configuration bits

00 = AVDD 01 = VREF1 10 = VR 11 = VDAC

bit 3-0 Unimplemented: Read as '0'

| Ī | Legend: | | | |
|---|--------------------|------------------|----------------------|--------------------|
| | R = Readable bit | W = Writable bit | U = Unimplemented b | bit, read as '0' |
| | - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

11.0 OPERATIONAL AMPLIFIER (OPA) MODULE

The Operational Amplifier (OPA) Module can be configured as either an OPAMP or Voltage Comparator. The OPA module has the following features:

- · External connections to all ports
- · Gain Bandwidth Product selectable:
 - 70 kHz nom.
 - 2 MHz nom.
- · Low leakage inputs
- Input Offset Voltage Automatic Calibration Module (ACM)
- Input Offset Voltage calibration at a programmable common mode voltage using the DAC
- Interrupt-on-change in Comparator mode using IOCB

11.1 Control Registers

The OPACON register, shown in Register 11-1, controls the OPA module. The CALCON register, shown in Register 11-2, controls the Automatic Calibration Module.

11.1.1 OPACON REGISTER


The OPA module is enabled by setting the OPAON bit (OPACON<7>). When enabled, the OPA forces the output driver of RB3/AN7/OPA into tri-state to prevent contention between the driver and the OPA output.

Clearing the CMPEN bit (OPACON,6>) configures the module as an OPAMP. Setting CMPEN configures the module as a voltage comparator.

The GBWP bit (OPACON<0>) controls the speed of the module in both comparator and OPAMP configurations. Setting GBWP results in a Gain Bandwidth Product (GBWP) of 2 MHz typical. Clearing GBWP0 results in a GBWP of the OPA of 70 kHz typical.

- Note 1: When the OPA module is enabled, the RB3/AN7/OPA pin is driven by the OPAMP output, not by the PORTB driver. Refer to the Electrical specifications for the OPAMP output drive capability.
 - 2: In Comparator mode (CMPEN = 1), an interrupt can be generated using the IOCB feature of RB3. RB3 must be programmed as a digital input with IOCB enabled.

FIGURE 11-1: OPA MODULE BLOCK DIAGRAM



Preliminary

12.0 COMPARATOR MODULE

The comparator module has two separate voltage comparators: Comparator C1 and Comparator C2 (see Figure 12-1).

Each comparator offers the following list of features:

- · Control and configuration register
- · Comparator output available externally
- · Programmable output polarity
- · Interrupt-on-change flags
- · Wake-up from SLEEP
- · Configurable as feedback input to the PSMC
- · Programmable four input multiplexer
- · Programmable reference selections
- · Programmable speed
- Output synchronization to Timer1 clock input (Comparator C2 only)

12.1 Control Registers

Both comparators have separate control and configuration registers: CM1CON0 for C1 and CM2CON0 for C2. In addition, Comparator C2 has a second control register, CM2CON1, for synchronization control and simultaneous reading of both comparator outputs.

12.1.1 COMPARATOR C1 CONTROL REGISTER

The CM1CON0 register (shown in Register 12-1) contains the control and status bits for the following:

- · Comparator enable
- · Comparator input selection
- · Comparator reference selection
- · Output mode
- Comparator speed

Setting C1ON (CM1CON0<7>) enables Comparator C1 for operation.

Bits C1CH<1:0> (CM1CON0<1:0>) select the comparator input from the four analog pins AN<7:4>.

Note: To use AN<7:4> as analog inputs, the appropriate bits must be programmed in the ANSEL register.

Setting C1R (CM1CON0<2>) selects the output of the DAC module as the reference voltage for the comparator. Clearing C1R selects the VREF1 input on the RA3/AN3/VREF1 pin.

The output of the comparator is available internally via the C1OUT flag (CM1CON0<6>). To make the output available for an external connection, the C1OE flag (CM1CON0<5>) must be set. If the module is disabled with C1OE set, the output will be driven as shown in Table 12-2:

The polarity of the comparator output can be inverted by setting the C1POL flag (CM1CON0<4>). Clearing C1POL results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 12-2.


TABLE 12-1: OUTPUT STATE VERSUS INPUT CONDITIONS

| Input Condition | C1POL | C1OUT |
|-----------------|-------|-------|
| C1VN > C1VP | 0 | 0 |
| C1VN < C1VP | 0 | 1 |
| C1VN > C1VP | 1 | 1 |
| C1VN < C1VP | 1 | 0 |

- Note 1: The internal output of the comparator is latched at the end of each instruction cycle. External outputs are not latched.
 - 2: The C1 interrupt will operate correctly with C1OE set or cleared.
 - 3: For the output of C1 on RB6/C1/ PSMC1A, the PSMC must be disabled and TRISB<6> must be '0'.

C1SP (CM1CON0<3>) configures the speed of the comparator. When C1SP is set, the comparator operates at its normal speed. Clearing C1SP operates the comparator in a slower, low power mode.

FIGURE 12-4: CONFIGURATION OF COMPARATOR C1 WITH DAC



EXAMPLE 12-2: PROGRAMMING C1 FOR PSMC FEEDBACK

- ;* This code block will configure Comparator
- ;* C1 for normal speed and output polarity,
- ;* input on AN7, and Reference from the DAC $\,$

BANKSEL TRISA ; Select Bank 1 BSF TRISB, RB3 ; RB3 as input BSF ANSEL, AN7 ; Set RB3 as analog BANKSEL DACON0 ; Select Bank 2 ; DAC=00h CLRF DAC MOVLW B'10000000'; Enable, no out ; DACREF = VDD MOVWF DACON0 MOVLW DAC_VALUE MOVWF DAC ; Trip Level B'10001111'; C1; no out, MOVLW MOVWF CM1CON0 ; VREF1, AN7

12.2.3 EXAMPLE: LOW POWER WINDOW COMPARATOR WITH INTERRUPT


To form a low power window comparator, Comparators C1 & C2 are configured as follows:

- Common input RB0/INT/AN4/VREF
- · Separate external reference voltages
- · Programmed for slow speed operation

In addition, the output of comparator C2 must be inverted for common polarity with C1.

A block diagram of the window comparator with external connections is shown in Figure 12-4.

FIGURE 12-5: WINDOW COMPARATOR WITH INTERRUPT



13.1.1 PULSE SKIP MODULATION (PSM)

In PSM (Pulse Skip Modulation), the PSMC operates as a fixed duty cycle pulse generator, with its output gated by the analog feedback (see Figure 13-3). Immediately prior to the initiation of a pulse, the analog feedback is sampled. If the comparator output = H, a pulse is initiated and held active for the programmed duty

cycle. If the comparator output = L, no pulse is initiated and the PSMC waits for the start of the next pulse (see Table 13-3 and Table 13-4). In this mode, both the frequency and duty cycle of the output pulse are programmable. The analog feedback gates the presence or absence of the pulse on a pulse-by-pulse basis.

FIGURE 13-3: PSMC MODULE IN SINGLE OUTPUT PSM MODE (SIMPLIFIED BLOCK DIAGRAM)




TABLE 13-3: PSMC1A OPERATION IN PSM MODE USING C1 COMPARATOR ONLY

| Time | C1OUT | PSMC1A Output Signal |
|------------------------|-------|----------------------|
| Beginning of PSM cycle | Н | 0 → 1 |
| | L | 0 |
| During Pulse | Х | No Change |
| | | 1 |
| End of Pulse | X | 1 → 0 |

Legend: x = Don't Care 0 = Inactive 1 = Active H = High L = Low

13.4 Effects of SLEEP and RESET

A device RESET forces all registers to their RESET state. This disables the PSMC and resets its outputs to digital inputs. It is good design practice to include a fail-safe resistor bias in all power transistor drive circuitry. The fail-safe circuit should disable the power device when the PSMC output drive transistor is held tri-state. This protects the power device and its associated circuitry from the stress of prolonged operation without feedback.

Placing the PIC16C781/782 into SLEEP mode will stop the main oscillator for the microcontroller. The PSMC derives its timing from the main oscillator. Therefore, operation of the PSMC will halt when the microcontroller enters SLEEP mode. To prevent damage, the outputs of the PSMC are gated so that they are driven to their inactive state whenever the device enters SLEEP mode. When the microcontroller wakes up, the PSMC resumes operation per its previously programmed configuration.

TABLE 13-6: REGISTERS ASSOCIATED WITH THE PSMC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value PO BC | R, | Valu all o RES | |
|----------|----------|---------|------------------------------|--------|--------|--------|--------|---------|-------|-------------------|------|----------------------|------|
| 86h,186h | TRISB | PORTB D | ORTB Data Direction Register | | | | | | 1111 | 1111 | 1111 | 1111 | |
| 11Ah | CM2CON0 | C2ON | C2OUT | C2OE | C2POL | C2SP | C2R | C2CH1 | C2CH0 | 0000 | 0000 | 0000 | 0000 |
| 119h | CM1CON0 | C10N | C10UT | C10E | C1POL | C1SP | C1R | C1CH1 | C1CH0 | 0000 | 0000 | 0000 | 0000 |
| 111h | PSMCCON0 | SMCCL1 | SMCCL0 | MINDC1 | MINDC0 | MAXDC1 | MAXDC0 | DC1 | DC0 | 0000 | 0000 | 0000 | 0000 |
| 112h | PSMCCON1 | SMCON | S1APOL | S1BPOL | _ | SCEN | SMCOM | PWM/PSM | SMCCS | 000- | 0000 | 000- | 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for PSMC.

14.9 Interrupts

The devices have up to eight sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT/AN4/VR pin interrupt, the RB port Interrupt-on-Change (IOCB) and the TMR0 overflow interrupt flags are contained in the INTCON register.


The peripheral interrupt flags are contained in the special function register PIR1. The corresponding interrupt enable bits are contained in special function register PIE1, and the peripheral interrupt enable bit is contained in special function register INTCON.


When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt. The return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency is three or four instruction cycles. The exact latency depends on when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

14.9.1 INT INTERRUPT

External interrupt on RB0/INT/AN4/VR pin is edge triggered: either rising, if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can awaken the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following a wake-up sequence. See Section 14.12 for details on SLEEP mode.





15.1 Instruction Descriptions

| ADDLW | Add Literal and W | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [label] ADDLW k | | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | | |
| Operation: | $(W) + k \rightarrow (W)$ | | | | | | |
| Status Affected: | C, DC, Z | | | | | | |
| Description: | The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register. | | | | | | |

| ADDWF | Add W and f |
|------------------|--|
| Syntax: | [label] ADDWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (W) + (f) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is |

ister 'f'.

1, the result is stored back in reg-

| ANDLW | AND Literal with W |
|------------------|---|
| Syntax: | [<i>label</i>] ANDLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register. |

| ANDWF | AND W with f |
|------------------|--|
| Syntax: | [label] ANDWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (W) .AND. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| BCF | Bit Clear f |
|------------------|-------------------------------------|
| Syntax: | [label] BCF f,b |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |
| | |
| | |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [label] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| BTFSS | Bit Test f, Skip if Set |
|------------------|--|
| Syntax: | [label] BTFSS f,b |
| Operands: | $0 \le f \le 127$ $0 \le b < 7$ |
| Operation: | skip if $(f < b >) = 1$ |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction. |

FIGURE 17-1: PIC16C781/782 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA ≤ +85°C





FIGURE 17-2: PIC16LC781/782 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA ≤ +85°C



PIC16C781/782

17.2 DC Characteristics: Input/Output Pins

TABLE 17-2: DC CHARACTERISTICS: PIC16C781/782, DSTEMP (INDUSTRIAL)

| DC CHARACTERISTICS | | Operating | tempe | erature -4 | 0°C ≤ 7 | s (unless otherwise stated) IA ≤ +85°C for industrial and described in DC spec Section 17-1 | |
|--------------------|-------|---|---------------------|------------|---------|---|---|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | | Input Low Voltage | | | | | |
| | VIL | I/O ports: | | | | | |
| D030 | | with TTL buffer | Vss | _ | 0.15VDD | | For entire VDD range |
| D030A | | | Vss | _ | V8.0 | V | $4.5V \le VDD \le 5.5V$ |
| D031 | | with Schmitt Trigger buffer | Vss | _ | 0.2VDD | V | For entire VDD range |
| D032 | | MCLR | Vss | _ | 0.2VDD | V | |
| D033 | | OSC1 (in XT, HS, LP and EC) | Vss | _ | 0.3 VD | V | |
| 1 | | Input High Voltage | | | | | |
| | VIH | I/O ports: | | _ | | | |
| D040 | | with TTL buffer | 2.0 | _ | VDD | V | 4.5V ≤ VDD ≤ 5.5V |
| D040A | | | (0.25VDD + 0.8V) | _ | VDD | V | For entire VDD range |
| D041 | | with Schmitt Trigger buffer | 0.8VDD | _ | VDD | V | For entire VDD range |
| D042 | | MCLR | 0.8VDD | _ | VDD | V | |
| D042A | | OSC1 (XT, HS, LP and EC) | 0.7VDD | _ | VDD | V | |
| D070 | IPURB | PORTB Weak Pull-up Current Per Pin | 50 | 250 | 400 | μA | VDD = 5V, VPIN = VSS |
| | | Input Leakage Current ^(1,2) | | | | | |
| D060 | lıL | I/O ports (with digital functions) | _ | _ | ±1 | μA | Vss ≤ VPIN ≤ VDD, Pin at hi-impedance |
| D060A | lıL | I/O ports (with analog functions) | _ | _ | ±100 | nA | Vss ≤ VPIN ≤ VDD, Pin at hi-impedance |
| D061 | | RA5/MCLR/VPP | _ | _ | ±5 | μA | Vss ≤ VPIN ≤ VDD |
| D063 | | OSC1 | _ | _ | ±5 | μA | Vss ≤ VPIN ≤ VDD, XT, HS, LP and EC osc configuration |
| | | Output Low Voltage | | | | | |
| D080 | VOL | I/O ports (Includes CLKOUT) | _ | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V |
| | | Output High Voltage | | | | | |
| D090 | Voн | I/O ports ⁽²⁾ (Includes CLKOUT) | VDD - 0.7 | _ | _ | V | IOH = -3.0 mA, VDD = 4.5V |
| D150* | Vod | Open Drain High Voltage | _ | _ | 10.5 | V | RA4 pin |
| | | Capacitive Loading Specs on Output Pins* | | | | | |
| D100 | Cosc2 | OSC2 pin | _ | _ | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1. |
| D101 | Cio | All I/O pins and OSC2 (in RC mode) | _ | _ | 50 | pF | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{2:} Negative current is defined as current sourced by the pin.

17.3.2 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 17-4: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

| Parameter No. | Sym | Charac | Min | Тур† | Max | Units | Conditions | |
|---------------|----------|---------------------------------------|-------------------------|--------------|-----|-------------|------------|----------|
| 10* | TosH2cĸL | OSC1↑ to CLKOUT↓ | | _ | 75 | 200 | ns | (Note 1) |
| 11* | TosH2ckH | OSC1↑ to CLKOUT↑ | | _ | 75 | 200 | ns | (Note 1) |
| 12* | TCKR | CLKOUT rise time | | _ | 35 | 100 | ns | (Note 1) |
| 13* | TckF | CLKOUT fall time | | _ | 35 | 100 | ns | (Note 1) |
| 14* | TCKL2IOV | CLKOUT ↓ to Port out | valid | _ | _ | 0.5Tcy + 20 | ns | (Note 1) |
| 15* | TioV2ckH | Port in valid before CL | KOUT ↑ | 0.25Tcy + 25 | _ | _ | ns | (Note 1) |
| 16* | TckH2iol | Port in hold after CLKOUT ↑ | | 0 | _ | _ | ns | (Note 1) |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid | | _ | 50 | 150 | ns | |
| 18* | TosH2iol | OSC1↑ (Q2 cycle) to | PIC16 C 781/782 | 100 | _ | _ | ns | |
| | | Port input invalid (I/O in hold time) | PIC16 LC 781/782 | 200 | _ | _ | ns | |
| 19* | TioV2osH | Port input valid to OSC | 11↑ (I/O in setup time) | 0 | _ | _ | ns | |
| 20* | TioR | Port output rise time | PIC16 C 781/782 | _ | 10 | 25 | ns | |
| | | | PIC16LC781/782 | _ | _ | 60 | ns | |
| 21* | TioF | Port output fall time | PIC16 C 781/782 | _ | 10 | 25 | ns | |
| | | | PIC16 LC 781/782 | _ | _ | 60 | ns | |
| 22††* | TINP | INT pin high or low tim | e | Tcy | _ | _ | ns | |
| 23††* | TRBP | RB7:RB0 change INT | high or low time | Tcy | _ | _ | ns | |

^{*} These parameters are characterized but not tested.


[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

20-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES* | | N | 1ILLIMETERS | 3 |
|--------------------------|-------|------|---------|------|-------|-------------|-------|
| Dimension | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 20 | | | 20 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | E | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .496 | .504 | .512 | 12.60 | 12.80 | 13.00 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .013 | 0.23 | 0.28 | 0.33 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-013
Drawing No. C04-094

^{*} Controlling Parameter § Significant Characteristic

20-Lead Plastic Dual In-line (P) - 300 mil (PDIP)

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES* | | | MILLIMETERS | | |
|----------------------------|-------------|-------|---------|-------|-------|-------------|-------|--|
| Dimen | sion Limits | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 20 | | | 20 | | |
| Pitch | р | | .100 | | | 2.54 | | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 | |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 | |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | | |
| Shoulder to Shoulder Width | E | .295 | .310 | .325 | 7.49 | 7.87 | 8.26 | |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 | |
| Overall Length | D | 1.025 | 1.033 | 1.040 | 26.04 | 26.24 | 26.42 | |
| Tip to Seating Plane | L | .120 | .130 | .140 | 3.05 | 3.30 | 3.56 | |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 | |
| Upper Lead Width | B1 | .055 | .060 | .065 | 1.40 | 1.52 | 1.65 | |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 | |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 | |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 | |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 | |

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-019

^{*} Controlling Parameter § Significant Characteristic

PIC16C781/782

| OPTION_REG Register | |
|--|--|
| INTEDG Bit18 | |
| PS Bits | |
| <u>PSA B</u> it | |
| RBPU Bit18 | |
| T0CS Bit | |
| T0SE Bit18, 51 | |
| Oscillator Configuration119 | |
| CLKOUT 120 | |
| Dual Speed Operation for INTRC Modes120 | |
| EC119, 123 | |
| ER119 HS119, 123 | |
| INTRC119, 123 | |
| LP119, 123 | |
| XT119, 123 | |
| Oscillator, WDT | |
| Oscillators 129 | |
| RC, Block Diagram120 | |
| OTP Program Memory Read | |
| OTI Trogram Wemory Read43 | |
| P | |
| Package Marking Information169 | |
| Paging, Program Memory | |
| PCON Register | |
| BOR Bit | |
| OSCF Bit | |
| POR Bit22 | |
| WDTON Bit22 | |
| PICDEM 1 Low Cost PIC MCU | |
| Demonstration Board | |
| PICDEM 17 Demonstration Board144 | |
| | |
| PICDEM 2 Low Cost PIC16CXX | |
| PICDEM 2 Low Cost PIC16CXX Demonstration Board143 | |
| | |
| Demonstration Board143 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level 144 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level 144 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level Development Programmer 143 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 143 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 | |
| Demonstration Board | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RAO/ANO/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RAO/ANO/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RAO/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RAO/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RAO/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RAO/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RAO/ANO/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 | |
| Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RAO/ANO/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/TOCKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 | |

| PIR1 Register | |
|---|----------|
| ADIF Bit | 21 |
| C1IF Bit | 21 |
| C2IF Bit | 21 |
| LVDIF Bit | |
| TMR1IF Bit | 21 |
| PLVD | |
| DC Characteristics | |
| PLVD Example | |
| PMCON1 | |
| PMDATH and PMDATL Registers | 47 |
| PMR | |
| Associated Register Summary | |
| Pointer, FSR | 23 |
| POR. See Power-on Reset | |
| PORTA | 0.4 |
| Associated Register Summary | |
| Initialization | |
| PORTA and the TRISA Register PORTB | 20 |
| Associated Register Summary | 15 |
| Initialization | |
| Pull-up Enable (RBPU Bit) | |
| RB0/INT Edge Select (INTEDG Bit) | |
| RB0/INT Pin, External | |
| RB7:RB0 Interrupt-on-Change Enable | 120 |
| (RBIE Bit) | 120 |
| RB7:RB4 Interrupt-on-Change | |
| RB7:RB4 Interrupt-on-Change Flag | 120 |
| (RBIF Bit) | 129 |
| PORTB and the TRISB Register | 35 |
| PORTB Interrupt-on-Change | |
| PORTB Weak Pull-up | |
| Postscaler, WDT | |
| Assignment (PSA Bit) | 18, 52 |
| Rate Select (PS Bits) | |
| Switching Between Timer0 and WDT | |
| Power-down Mode. See SLEEP | |
| Power-on Reset (POR) 117, 121, 122, | 125, 126 |
| Oscillator Start-up Timer (OST) | 117 |
| Power Control (PCON) Register | |
| Power-down (PD Bit) | |
| Power-on Reset Circuit, External | |
| Power-up Timer (PWRT) | |
| Time-out (TO Bit) | 17 |
| Time-out Sequence | |
| Time-out Sequence on Power-up | |
| Prescaler, Timer0 | |
| Assignment (PSA Bit) | |
| Rate Select (PS Bits) | |
| Switching Between Timer0 and WDT | 52 |
| Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) | |
| | |
| PRO MATE II Universal Device Programmer | |
| . regrammer | 41 |
| Program Counter PCL Register | 22 |
| PCL Register | |
| Reset Conditions | , |
| Program Memory | 120 |
| Paging | 23 |
| Program Memory Map and Stack | 20 |
| PIC16C781 | 11 |
| PIC16C782 | |
| Program Memory Organization | 11 |

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

Australia - Svdnev

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300

Fax: 86-27-5980-5118
China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632 India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859 **Malaysia - Penang** Tel: 60-4-227-8870

Fax: 60-4-227-4068
Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79 Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12