E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c781-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.7 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

- n = Value at POR

lote:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit, or the global
	enable bit, GIE (INTCON<7>). User soft-
	ware should ensure the appropriate inter-
	rupt flag bits are clear prior to enabling an
	interrupt.

REGISTER 2-5: PERIPHERAL INTERRUPT REGISTER (PIR1 0Ch)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0					
	LVDIF	ADIF	C2IF	C1IF	_	_	_	TMR1IF					
	bit7							bit 0					
bit 7	LVDIF: Low	v Voltage De	etect Interrup	ot Flag bit									
	1 = The sup 0 = The sup	oply voltage	has fallen be is greater th	elow the spe an the spec	ecified LVD v	oltage (must b oltage	e cleared ir	n software)					
bit 6	ADIF: Anal	og-to-Digita	Converter I	nterrupt Fla	g bit								
	1 = An ADO 0 = The AD	C conversior	n completed on is not con	(must be cl plete	eared in sof	tware)							
bit 5	C2IF: Com	parator C2 I	nterrupt Flag	g bit									
	1 = Compa 0 = Compa	rator C2 inp rator C2 inp	ut has cross ut has not c	ed the thres rossed the t	shold (must hreshold	be cleared in s	oftware)						
bit 4	C1IF: Com	parator C1 I	nterrupt Flag	g bit									
	1 = Compa 0 = Compa	rator C1 inp rator C1 inp	ut has cross ut has not c	ed the thres rossed the t	shold (must hreshold	be cleared in s	oftware)						
bit 3-1	Unimpleme	ented: Read	l as '0'										
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit												
	1 = TMR1 r 0 = TMR1 r	 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow 											
	Legend:												
	R = Readab	ole bit	W = W	ritable bit	U = Unin	nplemented bit	, read as 'C)'					

© 2001-2013 Microchip Technology Inc.

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.8 PCON Register

The Power Control (PCON) register contains two flag bits to allow determination of the source of the most recent RESET:

- Power-on Reset (POR)
- External MCLR Reset
- Power Supply Brown-out (BOR) Reset

The Power Control register also contains frequency select bits for the INTRC oscillator and the WDT software enable bit.

Note:	BOR is unknown on Power-on Reset. It
	must then be set by the user and checked
	on subsequent RESETS to see if BOR is
	clear, indicating a brown-out has occurred.
	The BOR status bit is a don't care and is
	not necessarily predictable if the brown-out
	circuit is disabled (by clearing the BODEN
	bit in the Configuration word).

Dirocti	on of Change	Typical Time Inactive			
Direction	on or change	Minimum	Maximum		
4 MHz –	→ 37 kHz	100 μs	300 μs		
37 kHz⇒	→4 MHz	1.25 μs	3.25 μs		
Note:	When changi speed (i.e., th	ng the inter e OSCF bit, II	nal oscillator NTRC mode),		

oscillator frequency change.

the processor will be inactive during the

	•	· ·	
DECISTED 2-6.		ONTROI REGIS	
NEOISTEN 2-0.			

	U-0	U-0	U-0	R/W-q	R/W-1	U-0	R/W-q	R/W-q						
	—	—	—	WDTON	OSCF	_	POR	BOR						
	bit 7							bit (
it 7-5	Unimpleme	nted: Read a	as '0'											
it 4	WDTON: WE	WDTON: WDT Software Enable bit												
	<u>If WDTE bit (</u>	If WDTE bit (Configuration Word <3>) = 1:												
	This bit is no	t writable, alv	ways reads '	1'										
	<u>If WDTE bit (</u> 1 = WDT is e 0 = WDT is c	Configuratio enabled lisabled	<u>n Word <3>)</u>	<u>= 0:</u>										
oit 3	OSCF: Oscil	OSCF: Oscillator Speed INTRC Mode bit												
	1 = 4 MHz ty	1 = 4 MHz typical												
	0 = 37 kHz ty	/pical												
	All other osci	liator modes	(X = Ignored	1)										
oit 2	Unimplemen	nted: Read a	as '0'											
oit 1	POR: Power	-on Reset St	atus bit											
	1 = No Powe 0 = A Powe	er-on Reset o r-on Reset o	occurred ccurred (mus	t be set in :	software aft	er a Powei	r-on Reset oc	curs)						
oit O	BOR: Brown	-out Reset S	status bit											
	1 = No Brow 0 = A Brown	1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred												
	Legend:													
	q = Value de	pends on co	nditions											
	R = Readab	e bit	W = Writa	ble bit	U = Unimp	lemented b	oit, read as '0	l'						
	- n = Value a	t POR	'1' = Bit is	set	'0' = Bit is	cleared	x = Bit is un	known						









© 2001-2013 Microchip Technology Inc.

NOTES:

PROGRAM MEMORY READ 4.0 (PMR)

Program memory is readable during normal operation (full VDD range). It is read by indirect addressing through the following Special Function Registers:

- PMCON1: Control
- · PMDATH: Data High
- PMDATL: Data Low
- PMADRH: Address High
- PMADRL: Address Low

When interfacing to the program memory block, the PMDATH and PMDATL registers form a 2-byte word, which holds the 14-bit data. The PMADRH and PMADRL registers form a 2-byte word, which holds the 12-bit address of the program memory location being accessed. Mid-range devices have up to 8K words of program EPROM with an address range from 0h to 3FFFh. When the device contains less memory than the full address range of the PMADRH: PMARDL registers, the Most Significant bits of the PMADRH register are ignored.

4.1 PMCON1 Register

PMCON1 is the control register for program memory accesses.

Control bit RD initiates a read operation. This bit cannot be cleared, only set, in software. It is cleared in hardware at completion of the read operation.

4.2 PMDATH and PMDATL Registers

The PMDATH: PMDATL registers are loaded with the contents of program memory addressed by the PMADRH and PMADRL registers upon completion of a Program Memory Read command.

REGISTER 4-1: PROGRAM MEMORY READ CONTROL REGISTER 1 (PMCON1: 18Ch)

	R-1	U-0	U-0	U-0	U-0	U-0	U-0	R/S-0				
	Reserved		—	—	-	—	—	RD				
	bit7							bit0				
bit 7	Reserved: R	Read as '1'										
bit 6-1	Unimpleme	Unimplemented: Read as '0										
bit 0	RD: Read Co	ontrol bit										
	1 = Initiates a 0 = Reserve	a Program d	memory rea	ad (read tak	es 2 cycles,	RD is clear	ed in hardwa	ıre)				
	Legend:											

S = Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 4-2: PROGRAM MEMORY DATA HIGH (PMDATH: 10Eh)

n = Value at POR

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8
	bit7							bit0
bit 7-6	Unimpleme	nted: Rea	d as '0					
bit 5-0	PMD<13:8>	: Program	Memory Dat	a bits				
	The value of memory read	the progra d comman	am memory v d.	word pointe	ed to by PM/	ADRH and F	MADRL afte	r a program
	Legend:							
	R = Readab	le bit	W = W	ritable bit	U = Uni	mplemented	l bit, read as	'0'

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

4.4 Program Memory Read With Code Protect Set

When the device is code protected, the CPU can still perform the program memory read function.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
10Ch	PMDATL	PMD7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000 0000	0000 0000
10Dh	PMADRL	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0	xxxx xxxx	uuuu uuuu
10Eh	PMDATH	—	—	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8	00 0000	00 0000
10Fh	PMADRH	—	—		Reserved	Reserved	PMA10	PMA9	PMA8	x xxxx	u uuuu
18Ch	PMCON1	Reserved	—	—	—	—	_	—	RD	10	10

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PMR

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PMR.

FIGURE 4-1: PROGRAM MEMORY READ CYCLE EXECUTION

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Program Memory ADDR	PC	PC+1		PC+3	PC+4	PC+5
	INSTR(PC-1) Executed here	BSF PMCON1,RD Executed here	INSTR(PC+1) Executed here	Forced NOP Executed here	INSTR(PC+3) Executed here	INSTR(PC+4) Executed here
RD bit	 	 / 	/		 	
PMDATH PMDATL Register				(

6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers:TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- · Interrupt on overflow from FFFFh to 0000h
- External enable input (T1G pin with TMR1GE bit = 1)
- Option for Timer1 to use LP oscillator if device is configured to use INTRC w/o CLKOUT

Timer1 Control register (T1CON) is shown in Register 6-1.

Figure 6-2 is a simplified block diagram of the Timer1 module.

6.1 Timer1 Operation

Timer1 can operate in one of three modes:

- 1. 16-bit timer with prescaler.
- 2. 16-bit synchronous counter.
- 3. 16-bit asynchronous counter.

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI (RA6/ OSC2/CLKOUT/T1CKI). In addition, the Counter mode clock can be synchronized to the microcontroller clock or run asynchronously.

In Counter and Timer modes, the counter/timer clock can be gated by the $\overline{T1G}$ input.

If an external clock oscillator is needed (and the microcontroller is using INTRC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note 1: In Counter mode, the counter increments on the rising edge of the clock.

EXAMPLE 6-1: TIMER1 INITIALIZATION

```
;* This code block will configure Timer1 for
```

- ;* Polling, Ext gate of int clk (Fosc/4), &
 ;* 1:1 prescaler.
- ;*

;

```
;* Wait for TMR1 overflow code included
```

×				
	BANKSEL	TMR1L	;	Select Bank 0
	CLRF	TMR1L	;	Clear TMR1 LSB
	CLRF	TMR1H	;	Clear TMR1 MSB
	MOVLW	B'01000000'	;	Gate, Ps 1:1
	MOVWF	T1CON	;	Int clk
	BSF	T1CON, TMR1ON	;	Enable timer

```
;* Wait for TMR1 overflow
```

T1_OVFL_WAI	ΓT				
BANKSEL	PIR1	;	Select	Bank	C
T1_WAIT		;			
TBFSS	PIR1,TMR1IF	;	Overfl	ow?	
GOTO	T1_WAIT	;	If 0,	again	

BCF PIR1,TMR1IF ; Clear flag

9.1 Control Registers

The ADC module has three registers. These registers are:

- ADC Result Register: ADRES
- ADC Control Register 0: ADCON0
- ADC Control Register 1: ADCON1

The ADCON0 register, shown in Register 9-1, controls the operations and input channel selection for the ADC module. The ADCON1 register, shown in Register 9-3, selects the voltage reference used by the ADC module. The ADRES register, shown in Register 9-2, holds the 8-bit result of the conversion.

Additional information on using the ADC module can be found in the PIC Mid-Range MCU Family Reference Manual (DS33023) and in Application Note AN546 (DS00546).

9.1.1 ADCON0 REGISTER

The ADCON0 register, shown in Register 9-1, controls the following:

- · Clock source and prescaler
- · Input channel
- · Conversion start/stop
- · Enabling of the ADC module

Setting the ADON bit, ADCON0<0>, enables the ADC module. Clearing ADON disables the module and terminates any conversion in process.

The ADCS<1:0> bits (ADCON0<7:6>) determine the clock source used by the ADC module.

The CHS<3:0> bits (ADCON0<5:3,1>) determine the input channel to the ADC module. CHS<3> specifically determines whether the source is internal or external.

Setting the GO/\overline{DONE} bit (ADCON0<2>) initiates the conversion process. The ADC clears this bit at the completion of the conversion process.

REGISTER 9-1: ADC CONTROL REGISTER 0 (ADCON0: 1Fh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0				
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON				
	bit 7							bit 0				
bit 7-6	ADCS<1:0	0>: ADC Co	nversion C	lock Select	bits							
	00 = Fosc/2											
	01 = FOSC	x/8 x/30										
	10 = 1030 11 = ADR	10 = FOSC/32 11 = ADRC (clock derived from a dedicated RC oscillator)										
bit 5-3	CHS<2:0>	: Analog Cl	nannel Sele	ect bits (sele	ct which ch	annel to conver	t)					
	If CHS3 =	<u>0:</u>		If CHS3	<u>= 1:</u>							
	000 = cha	nnel 0 (ANC))	000 = V	२							
	001 = cha	innel 1 (AN1)	001 = V	001 = VDAC							
	010 = cha	nnel 2 (AN2	2)	010 = Reserved. Do not use.								
	011 = cha	nnel 3 (AN3	8)	011 = Reserved. Do not use.								
	100 = cha	nnel 4 (AN4	+) -\	100 = Reserved. Do not use.								
	101 = cha)) :)	110 = Reserved. Do not use.								
	110 = cha	nnel 7 (AN7	?) ()	111 = Reserved. Do not use								
hit 2	$\frac{1}{1} = \frac{1}{1} = \frac{1}$											
	U/DUNE: ADD CUNVEISION Status bit 1 - ADD conversion cycle in progress. Setting this hit starts an ADD conversion cycle											
	0 = ADC conversion is not in progress (this bit is cleared by hardware when conversion is complete)											
bit 1	CHS3: An	alog Chann	el Select bi	t				. ,				
	1 = Internal channel selected for conversion											
	0 = External channel selected for conversion											
bit 0	ADON: AD	DC On bit										
	1 = ADC e	enabled										
	0 = ADC d	lisabled										
	Legend:											
	S - Settah	le hit										
			14/	Writabla hit	11 - 14	nimplomonted h	it road as "	v				
	R = Reada		vv =		0 = 0	nimpiemented b	iii, read as t					
	- n = Value	e at POR	'1' =	Bit is set	'0' = B	it is cleared	x = Bit is ur	known				

FIGURE 12-4: CONFIGURATION OF COMPARATOR C1 WITH DAC



EXAMPLE 12-2: PROGRAMMING C1 FOR PSMC FEEDBACK

;* This code block will configure Comparator

;* C1 for normal speed and output polarity,

;* input on AN7, and Reference from the DAC

BANKSEL	TRISA	;	Select Bank 1
BSF	TRISB,RB3	;	RB3 as input
BSF	ANSEL, AN7	;	Set RB3 as analog
BANKSEL	DACON0	;	Select Bank 2
CLRF	DAC	;	DAC=00h
MOVLW	B'1000000'	;	Enable, no out
MOVWF	DACON0	;	DACREF = VDD
MOVLW	DAC_VALUE		
MOVWF	DAC	;	Trip Level
MOVLW	B'10001111'	;	Cl; no out,
MOVWF	CM1CON0	;	VREF1. AN7

12.2.3 EXAMPLE: LOW POWER WINDOW COMPARATOR WITH INTERRUPT

To form a low power window comparator, Comparators C1 & C2 are configured as follows:

- Common input RB0/INT/AN4/VREF
- Separate external reference voltages
- · Programmed for slow speed operation

In addition, the output of comparator C2 must be inverted for common polarity with C1.

A block diagram of the window comparator with external connections is shown in Figure 12-4.

FIGURE 12-5: WINDOW COMPARATOR WITH INTERRUPT



13.3 Configuration

The programmable nature of the PSMC lends itself to a wide variety of applications involving current or voltage management. The following examples are intended to provide suggested applications for the PSMC. The examples are not complete designs, but rather block diagrams of some potential applications of the PSMC. For a broader list of applications, including supporting math and firmware examples, please refer to Microchip web page for applicable Application Notes.

13.3.1 EXAMPLE BOOST LC SWITCHING POWER SUPPLY

In this example, the PSMC controls the boost configuration switching power supply in Figure 13-5.

The PSMC is configured as a two feedback loop PWM, current mode, switching power supply controller. The inner current feedback loops consist of:

- PSMC
- MOSFET driver
- Power MOSFET Q1
- Inductor L1
- Current transformer
- Comparator C1

The outer voltage feedback loop consists of:

- Diode D1
- CMAIN
- OPAMP feedback filter
- DAC reference

The inner current loop is a pulsed current source driven by the PSMC. During the active phase of the output pulse, the inner loop builds up a current flow in inductor L1. The current in L1 is monitored by the current transformer. The output of the transformer is offset by the ramp from the slope compensation network R3/C1 and then fed into the comparator. When the voltage (proportional to the current flow in L1, offset by the slope compensation) exceeds the error voltage from the OPAMP, Q1 is turned off and L1 discharges through D1 into CMAIN for the remainder of the period.

The outer voltage loop monitors the output voltage across CMAIN using R1/R2. The reference voltage from the DAC is subtracted, generating the raw error voltage. The raw error voltage is filtered by the OPAMP and routed to Comparator C1 in the inner current loop.

The phase compensation output of the PSMC acts to improve loop stability by adding a pseudo-ramp waveform to the current sense transformer feedback in the inner loop. In conditions where the charge phase of the cycle is greater then 50%, the increased current feedback reduces the current charge in L1, slowing the charging of CMAIN. The result is a reduction in the overall loop gain for duty cycles of >50%, maintaining loop stability.



Note: The OPAMP, Comparator and DAC must be configured, prior to enabling the PSMC to prevent unpredictable operation which may stress the power MOSFET transistors.



EXAMPLE BRUSHLESS D.C. MOTOR CONTROL FIGURE 13-7:

REGISTER 14-2: POWER CONTROL REGISTER (PCON: 8Eh)

	U-0	U-0	U-0	R/W-q	R/W-1	U-0	R/W-q	R/W-x
	_	_	—	WDTON	OSCF	_	POR	BOR
	bit 7							bit 0
bit 7-5	Unimplem	ented: Read	d as '0'					
bit 4	WDTON: V	DT Softwa	re Enable b	it				
	If WDTE bit	t (Configura	tion Word <	<u>3>) = 1:</u>				
	This bit is n	ot writable,	always read	ds '1'				
	If WDTE bit	<u>t (Configura</u>	tion Word <	<u>3>) = 0:</u>				
	1 = WDI is	enabled	ad algored					
hit 2		illotor Spoo	d bit (popdi		tornal acaillata	r dooicion)		
DIL 3		anator Spee	a bit (penai	ng on new ir	itemai osciliato	r decision)		
	1 - 4 MHz	<u>ue.</u> typical						
	0 = 37 kHz	typical						
	All other os	cillator mod	es:					
	Ignored							
bit 2	Unimplem	ented: Rea	d as '0'					
bit 1	POR: Powe	er-on Reset	Status bit					
	1 = No Pov	ver-on Rese	t occurred					
	0 = A Powe	er-on Reset	occurred (n	nust be set i	n software after	a Power-o	n Reset oc	curs)
bit 0	BOR: Brow	n-out Rese	t Status bit					
1 = No Brown-out Reset occurred								
	0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)					ccurs)		
	<u>г. </u>							
	Legend:							
	R = Reada	ble bit	W = V	Vritable bit	U = Unimple	emented bi	t, read as '()'
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared		
	x = Bit is unknown 'q' = Value depends on condition							

TABLE 14-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Bit Significance
0	1	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	х	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'.
	C Register f

SUBWF	Subtract W from f					
Syntax:	[label]	SUBWF	f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$,				
Operation:	(f) - (W) \rightarrow (destination)					
Status Affected:	C, DC, Z					
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W regis- ter. If 'd' is 1, the result is stored back in register 'f'.					

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \mbox{ prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.

SUBLW	Subtract W from Literal					
Syntax:	[label]	SUBLW k				
Operands:	$0 \leq k \leq 255$					
Operation:	$k \text{ - } (W) \to (W)$					
Status Affected:	C, DC, Z					
Description:	The W register in complement me eight-bit literal 'k placed in the W	is subtracted (2's ethod) from the s'. The result is register.				

XORLW	Exclusive OR Literal with W
Syntax:	[label]
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit lit- eral 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f							
Syntax:	[<i>label</i>] XORWF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$							
Operation:	(W) .XOR. (f) \rightarrow (destination)							
Status Affected:	Z							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.							





FIGURE 17-2: PIC16LC781/782 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA ≤ +85°C



17.1 DC Characteristics: Power Supply

TABLE 17-1: DC CHARACTERISTICS: PIC16C781/782, DSTEMP (INDUSTRIAL)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature-40°C \leq Ta \leq +85°C for industrial					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage	4.0 4.5	_	5.5 5.5		XT, EC, RC, INTRC Oscillator HS Oscillator	
D001A	Vdd	Supply Voltage (DSTEMP)	2.7 4.5	_	5.5 5.5	V V	XT, EC, RC, INTRC Oscillator HS Oscillator	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	-	1.5		V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	TBD	_	V	See section on Power-on Reset for details	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See section on Power-on Reset for details. PWRT enabled	
D010	IDD	Supply Current ⁽²⁾	-	TBD TBD	TBD TBD	mA mA	Fosc = 20 MHz, VDD = 5.5V* HS Oscillator Fosc = 20 MHz, VDD = 4.5V	
			_ _	TBD TBD	TBD TBD	mA mA	Fosc = 4 MHz, VDD = 4.0V* XT, RC w/CLKOUT Fosc = 32 kHz, VDD = 4.0V LP Oscillator	
D020 D020A	IPD	Power-down Current ⁽³⁾	=	TBD 1.5	TBD 19	μΑ μΑ	VDD = 5.5V VDD = 4.0V	
	Ιορά	Operational Amplifier	-	TBD TBD	TBD TBD	mA mA	VDD = 5.0V, GBWP = 0 VDD = 5.0V, GBWP = 1	
	Ivc*	Voltage Comparators C1 and C2	_	TBD TBD	TBD TBD	mA mA	VDD = 5.0V, VID>100 mV C1SP = 0 VDD = 5.0 , VID>100 mV C1SP = 1	
	IADC*	Digital to Analog Converter (DAC)	-	TBD	TBD	mA	VDD = 5.0V	
D021	IWDT*	Watchdog Timer	—	TBD	TBD	mA	VDD = 4.0V	
D026	IAD*	Analog-to-Digital Converter (ADC)	—	TBD	TBD	mA	VDD = 5.5V, ADC not converting	
	IPLVD*	Programmable Low Voltage Detect		TBD	TBD	mA	VDD = 4.0V	
	IPBOR*	Programmable Brown-out Reset		TBD	TBD	mA	VDD = 5.0V	
1A	Fosc	LP Oscillator, Operating Freq. INTRC Oscillator Operating Freq. XT Oscillator Operating Freq. HS Oscillator Operating Freq.	9 	4 37 	200 — 4 20	kHz MHz kHz MHz MHz	All temperatures All temperatures, OSCF = 1 All temperatures, OSCF = 0 All temperatures All temperatures	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins configured as inputs, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins configured as iputs and tied to VDD or VSS.

17.5 Comparators

TABLE 17-10: DC CHARACTERISTICS: VOLTAGE COMPARATORS C1 AND C2

DC CHA	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated): VDD = 2.7V to 5.5V, TA = 25°C, VCM = VDD/2 Operating Temperature -40°C to +85°C for Industrial					
Param No.	Parameters	Symbol	Min	Тур	Max	Units	Conditions	
	Input Offset Voltage	Vos	TBD TBD	±1 ± 2.5	TBD TBD	mV mV	C1SP = 1, C2SP = 1 C1SP = 0, C2SP = 0	
	Input Current and Impedance Input Bias Current Input Offset Bias Current	Iв Ios	TBD —	 TBD	 TBD	nA nA		
	Common Mode Common Mode Input Range Common Mode Rejection	Vсм CMR	Vss —	70	Vdd- 1.4V	V dB	VDD = 5V VCM = VDD/2, Frequency = DC	
	Open Loop Gain DC Open Loop Gain	Aol	_	90	_	dB		
	Power Supply Rejection	PSR	_	TBD		dB	VDD = 5V	

TABLE 17-11: AC CHARACTERISTICS: COMPARATORS C1 AND C2

AC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated):VDD = 2.7V to 5.5V, TA = 25°C, VCM = VDD/2Operating Temperature -40°C to +85°C for Industrial					
Param No.	Parameters	Symbol	Min	Тур	Max	Units	Conditions	
Response Time Response Time	t _r	_	75	_	ns	VDD = 5V, C1SP = 1, C2SP = 1, Comparator output signal is for internal use only, Input overdrive = 10 mV		
		t _r	_	0.5	_	μs	step = 110 mV, VCM = VDD/2. VDD = 5V, C1SP = 0, C2SP = 0, Comparator output signal is for internal use only, Input overdrive = 10 mV,	
		t _r	_	100	TBD	ns	step = 110 mV, VCM = VDD/2. VDD = 5, CL = 100 pF, C1SP = 1, C2SP = 1, Comparator output is available on I/O pin, Input overdrive = 10 mV, step = 110 mV, VCM = VDD/2	
		tr	_	0.5	TBD	μs	VDD = 5, CL = 100 pF, C1SP = 0, C2SP = 0, Comparator output is available on I/O pin, Input overdrive = 10 mV, step = 110 mV, VCM = VDD/2.	
	Turn On Time	TON	_	10 TBD	TBD TBD	μs μs	C1SP = 0, C2SP = 0, VDD = 5V C1SP = 1, C2SP = 1, VDD = 5V	

18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g., outside specified VDD

range.). This is for information only and devices are ensured to operate properly only within the specified range. The data presented in this section is a statistical summary of data collected on units from different lots over a period of time.

Standard deviation is denoted by sigma (σ).

Typ or Typical represents the mean of the distribution at 25° C.

Max or Maximum represents the mean $+3\sigma$ over the temperature range of -40 °C to 85 °C.

Min or Minimum represents the mean -3σ over the temperature range of -40° C to 85° C.

Graphs and Tables are not available at this time.