Microchip Technology - PIC16C781T-I/SO Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c781t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Peripheral Features (Continued):

- Dual Analog Comparator module with:
 - Individual enable and interrupt bits
 - Programmable speed and output polarity
 - Fully configurable inputs and outputs
 - Reference from DAC, or VREF1/VREF2
 - Low input offset voltage.
- VR voltage reference module:
 - 3.072V +/- 0.7% @25°C, AVDD = 5V
 - Configurable output to ADC reference, DAC reference, and VR pin
 - 5 mA sink/source

- Programmable Switch Mode Controller module:
 - PWM and PSM modes
 - Programmable switching frequency
 - Configurable for either single or dual feedback inputs
 - Configurable single or dual outputs
 - Slope compensation output available in single output mode

Key Features PIC [®] Mid-Range Reference Manual (DS33023)	PIC16C781	PIC16C782
Operating Frequency	DC - 20 MHz	DC - 20 MHZ
RESETS (and Delays)	POR, BOR, MCLR, WDT (PWRT, OST)	POR, BOR, MCLR, WDT (PWRT, OST)
Program Memory (14 bit words)	1K	2K
Data Memory (bytes)	128	128
Interrupts	8	8
I/O Ports	13 + 3 Input only	13 + 3 Input only
Timers	2	2
Programmable Switch Mode Controller	1	1
8-bit Analog-to-Digital Module	1	1
ADC channels	8 External, 2 Internal	8 External, 2 Internal
8-bit Digital-to-Analog Module	1	1
Comparators	2	2
Comparator Channels	4 (AN<7:4>)	4 (AN<7:4>)
Operational Amplifier	1	1
Voltage Reference	1	1
Brown-out Reset	Yes	Yes
Programmable Low Voltage Detect	Yes	Yes
Instruction Set	35 Instructions	35 Instructions

TABLE 1-1: PIC16C781/782 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
	RA0	ST	N/A	Port Input
RA0/AN0/OPA+	AN0	AN	_	ADC Input
	OPA+	AN	-	OPAMP Non-inverting Input
	RA1	ST	N/A	Port Input
RA1/AN1/OPA-	AN1	AN	—	ADC Input
	OPA-	AN	-	OPAMP Inverting Input
	RA2	ST	CMOS	Bi-directional I/O
RA2/AN2/VREF2	AN2	AN	_	ADC Input
	VREF2	AN	_	Comparator 2 Voltage Reference Input
	RA3	ST	CMOS	Bi-directional I/O
RA3/AN3/VREF1	AN3	AN	_	ADC Input
	VREF1	AN	_	Comparator 1, ADC, DACREF Input
RA4/T0CKI	RA4	ST	OD	Bi-directional I/O
	TOCKI	ST	_	Timer0 Clock Input
	RA5	ST	N/A	Port Input
RA5/MCLR/VPP	MCLR	ST	_	Master Clear Input
	Vpp	Power	_	Programming Voltage
	RA6	ST	CMOS	Bi-directional I/O
	OSC2	_	XTAL	Crystal/Resonator
RA6/OSC2/CLKOUT/T1CKI	CLKOUT	_	CMOS	Fosc/4 Output
	T1CKI	ST	_	Timer1 Clock Input
	RA7	ST	CMOS	Bi-directional I/O
RA7/OSC1/CLKIN	OSC1	XTAL	_	Crystal/Resonator
	CLKIN	ST	_	External Clock Input
	RB0	TTL	CMOS	Bi-directional I/O
	INT	ST	_	External Interrupt
RB0/INT/AN4/VR	AN4	AN	_	ADC, Comparator Input
	VR	_	AN	Internal Voltage Reference Output
	RB1	TTL	CMOS	Bi-directional I/O
RB1/AN5/VDAC	AN5	AN	_	ADC, Comparator Input
	VDAC	_	AN	DAC Output
	RB2	TTL	CMOS	Bi-directional I/O
RB2/AN6	AN6	AN	_	ADC, Comparator Input
	RB3	TTL	CMOS	Bi-directional I/O
RB3/AN7/OPA	AN7	AN	_	ADC, Comparator Input
	OPA	_	AN	OPAMP Output
RB4	RB4	TTL	CMOS	Bi-directional I/O
RB5	RB5	TTL	CMOS	Bi-directional I/O
	RB6	TTL	CMOS	Bi-directional I/O
RB6/C1/PSMC1A	C1	_	CMOS	Comparator 1 Output
	PSMC1A	_	CMOS	PSMC Output 1A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on Page:
Bank 2											
100h ⁽²⁾	INDF	Addressin	g this locatio	on uses con	tents of FSR	to address d	lata memory	(not a physica	al register)	0000 0000	23
101h	TMR0	Timer0 Mo	dule's Regi	ster						xxxx xxxx	51
102h ⁽²⁾	PCL	Program C	Counter's (P	C) Least Sig	gnificant Byte					0000 0000	23
103h ⁽²⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
104h ⁽²⁾	FSR	Indirect Da	ata Memory	Address Po	binter	1				xxxx xxxx	23
105h	_	Unimplem	ented							_	-
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 0000	35
107h	-	Unimplem	ented			1				_	-
108h	_	Unimplem	ented							_	-
109h	-	Unimplem	ented							_	-
10Ah ^(1,2)	PCLATH	—	—	—	Write Buffer	for the uppe	r 5 bits of the	Program Co	unter	0 0000	23
10Bh ⁽²⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	19
10Ch	PMDATL	PMD7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000 0000	48
10Dh	PMADRL	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0	xxxx xxxx	48
10Eh	PMDATH	—	—	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8	00 0000	47
10Fh	PMADRH	—	—		Reserved	Reserved	PMA10	PMA9	PMA8	x xxxx	48
110h	CALCON	CAL	CALERR	CALREF	—	—	—	—	—	000	85
111h	PSMCCON0	SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0	0000 0000	104
112h	PSMCCON1	SMCON	S1APOL	S1BPOL	_	SCEN	SMCOM	PWM/PSM	SMCCS	000- 0000	104
113h	—	Unimplem	ented				1		1	-	-
114h	—	Unimplem	ented							-	-
115h	—	Unimplem	ented							—	-
116h	—	Unimplem	ented							-	-
117h	—	Unimplem	ented							-	-
118h	—	Unimplem	ented							-	-
119h	CM1CON0	C10N	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	91
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	93
11Bh	CM2CON1	MC10UT	MC2OUT	_	-	-	_	—	C2SYNC	000	94
11Ch	OPACON	OPAON	CMPEN	—	—	—	—	—	GBWP	000	84
11Dh	—	Unimplem	ented		•	•		•		-	-
11Eh	DAC	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	0000 0000	79
11Fh	DACON0	DAON	DAOE		_	-	_	DARS1	DARS0	0000	79

TABLE 2-1: PIC16C781/782 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter. See Section 2.9 for more detail.2: These registers can be addressed from any bank.

2.5 INTCON Register

The INTCON register is a readable and writable register which contains:

- Enable and interrupt flag bits for TMR0 register overflow
- Enable and interrupt flag bits for the external interrupt (INT)
- Enable and interrupt flag bits for PORTB Interrupt-on-Change (IOCB)
- Peripheral interrupt enable bit
- · Global interrupt enable bit

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTERRUPT CONTROL REGISTER (INTCON: 0Bh, 8Bh, 10Bh, 18Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
	GIE	PEIE	T01E	INTE	RBIE	T0IF	INTF	RBIF		
	bit 7							bit 0		
bit 7	1 = Enables	l Interrupt Er s all unmask s all interrup	ed interrupts	3						
bit 6	1 = Enables	oheral Interru s all unmask s all periphe	ed periphera	al interrupts						
bit 5	TOIE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt									
bit 4	1 = Enables	INT Externations the RB0/IN s the RB0/IN	T external ir	nterrupt						
bit 3	1 = Enables	Port Change s the RB port s the RB por	change inte	errupt						
bit 2	1 = TMR0 r	0 Overflow Ir egister has o egister did n	overflowed (ared in softw	vare)				
bit 1	1 = The RB	INT External 0/INT extern 0/INT extern	al interrupt	occurred (m		ed in softwa	are)			
bit 0	1 = When a	Port Change at least one o f the RB7:RE	f the RB7:R	B0 pins cha		must be cle	eared in soft	ware)		
		Individual R on-Change F	•		e can be er	nabled/disal	bled from th	e Interrupt-		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 3-2: WEAK PULL-UP PORTB REGISTER (WPUB: 95h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0			
bit7										
WPUB<7:0	WPUB<7:0>: PORTB Weak Pull-Up Control bits									

bit 7-0 WPUB<7:0>: PORTB Weak Pull-Up C

1 = Weak pull-up enabled for corresponding pin

0 = Weak pull-up disabled for corresponding pin

- Note 1: For the WPUB register setting to take effect, the RBPU bit in the OPTION_REG register must be cleared.
 - 2: The weak pull-up device is automatically disabled if the pin is in output mode, i.e., (TRISB = 0) for corresponding pin.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 3-3: INTERRUPT-ON-CHANGE PORTB REGISTER (IOCB: 96h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0
bit7							bit0

bit 7-0

7-0 **IOCB<7:0>:** Interrupt-on-Change PORTB Control bits

1 = Interrupt-on-change enabled for corresponding pin

0 = Interrupt-on-change disabled for corresponding pin

Note 1: The interrupt enable bits, GIE and RBIE in the INTCON register, must be set for individual interrupts to be recognized.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.3.3 TRISB, ANSEL, AND CONTROL PRECEDENCE

The ANSEL and TRISB registers are the primary controls for the configuration of PORTB pins. TRISB tristates the output drivers of PORTB, and the ANSEL register disables the input buffers. It is important to program both registers when configuring a port pin, since most peripherals do not have precedence over the TRISB and ANSEL registers' control of the pin. Even if a peripheral has the ability to override the control of the TRISB and ANSEL registers, it is good practice to program both registers appropriately.

Note 1: Upon RESET, the ANSEL register config-	
ures the RB<3:0> pins as analog inputs.	

- 2: When programmed as analog inputs, RB<3:0> pins will read as '0'.
- 3: There are specific cases in which the functions of the TRISB and ANSEL registers can be overridden by a peripheral or configuration word (see Figure 3-9 through Figure 3-16 for details).

PROGRAM MEMORY READ 4.0 (PMR)

Program memory is readable during normal operation (full VDD range). It is read by indirect addressing through the following Special Function Registers:

- PMCON1: Control
- · PMDATH: Data High
- PMDATL: Data Low
- PMADRH: Address High
- PMADRL: Address Low

When interfacing to the program memory block, the PMDATH and PMDATL registers form a 2-byte word, which holds the 14-bit data. The PMADRH and PMADRL registers form a 2-byte word, which holds the 12-bit address of the program memory location being accessed. Mid-range devices have up to 8K words of program EPROM with an address range from 0h to 3FFFh. When the device contains less memory than the full address range of the PMADRH: PMARDL registers, the Most Significant bits of the PMADRH register are ignored.

4.1 PMCON1 Register

PMCON1 is the control register for program memory accesses.

Control bit RD initiates a read operation. This bit cannot be cleared, only set, in software. It is cleared in hardware at completion of the read operation.

4.2 PMDATH and PMDATL Registers

The PMDATH: PMDATL registers are loaded with the contents of program memory addressed by the PMADRH and PMADRL registers upon completion of a Program Memory Read command.

REGISTER 4-1: PROGRAM MEMORY READ CONTROL REGISTER 1 (PMCON1: 18Ch)

	R-1	U-0	U-0	U-0	U-0	U-0	U-0	R/S-0		
	Reserved	_	—	—	_	—	—	RD		
	bit7							bit0		
bit 7	Reserved: F	Read as '1'								
bit 6-1	Unimpleme	Unimplemented: Read as '0								
bit 0	RD: Read C	ontrol bit								
	 1 = Initiates a Program memory read (read takes 2 cycles, RD is cleared in hardware) 0 = Reserved 									
	Legend:									
	C Cattable	L 14								

S = Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 4-2: PROGRAM MEMORY DATA HIGH (PMDATH: 10Eh)

- n = Value at POR

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		—	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8				
	bit7							bit0				
bit 7-6	Unimplemented: Read as '0											
bit 5-0	PMD<13:8>: Program Memory Data bits The value of the program memory word pointed to by PMADRH and PMADRL after a program memory read command.											
	Legend:											
	R = Readab	le bit	W = W	ritable bit	U = Unii	mplemented	l bit, read as	'0'				

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

4.4 Program Memory Read With Code Protect Set

When the device is code protected, the CPU can still perform the program memory read function.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
10Ch	PMDATL	PMD7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000 0000	0000 0000
10Dh	PMADRL	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0	xxxx xxxx	uuuu uuuu
10Eh	PMDATH	_	_	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8	00 0000	00 0000
10Fh	PMADRH		_	—	Reserved	Reserved	PMA10	PMA9	PMA8	x xxxx	u uuuu
18Ch	PMCON1	Reserved	-	-	—	—		_	RD	10	10

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PMR

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PMR.

FIGURE 4-1: PROGRAM MEMORY READ CYCLE EXECUTION

Program Program PC PC+1 PMADRH,PMADRL PC+3 PC+4 V	
	PC+5
INSTR(PC-1) BSF PMCON1,RD INSTR(PC+1) Forced NOP INSTR(PC+3) Executed here Executed here Executed here Executed here	INSTR(PC+4) Executed here
RD bit	
PMDATH PMDATL Register	

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · Internal or external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC Mid-Range Reference Manual, (DS33023).

5.1 Timer0 Operation

Timer0 can operate as either a timer or a counter.

Programming Timer0 is via the OPTION register (see Register 2-2).

Timer0 mode is selected by clearing/setting the bit T0CS (OPTION_REG<5>). In Timer mode (T0CS = 0), the Timer0 module increments every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 increments either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge, setting selects the falling edge. Restrictions on the external clock input are discussed below.




When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal system clock. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

Additional information on external clock requirements is available in the PIC Mid-Range Reference Manual, (DS33023).

EXAMPLE 5-1: INITIALIZING TIMER0

- ;* This code block will configure Timer0
- ;* for Polling, internal clock & 1:16
 - ;* prescaler
 - ;*
- ;* Wait for TMR0 overflow code included

	BANKSEL CLRF	TMR0 TMR0	;	Select Bank 0 Clear Timer0 Register
	BANKSEL	OPTION_REG	;	Select Bank 1
***	MOVLW MOVWF	B'11000011' OPTION_REG	; ;	INT on L2H Internal clk, pscaler 1:16
;* ;*	Wait for TM	NRO overflow		
т0_	OVFL_WAIT			
	TBFSS	INTCON, TOIF		Check for TMR0 overflow
	GOTO	T0_OVFL_WAIT	; ;	If clear, test again
	BCF	INTCON, TOIF	;	Clear interrupt



PIC16C781/782

NOTES:

PIC16C781/782

NOTES:

9.1 Control Registers

The ADC module has three registers. These registers are:

- ADC Result Register: ADRES
- ADC Control Register 0: ADCON0
- ADC Control Register 1: ADCON1

The ADCON0 register, shown in Register 9-1, controls the operations and input channel selection for the ADC module. The ADCON1 register, shown in Register 9-3, selects the voltage reference used by the ADC module. The ADRES register, shown in Register 9-2, holds the 8-bit result of the conversion.

Additional information on using the ADC module can be found in the PIC Mid-Range MCU Family Reference Manual (DS33023) and in Application Note AN546 (DS00546).

9.1.1 ADCON0 REGISTER

The ADCON0 register, shown in Register 9-1, controls the following:

- · Clock source and prescaler
- · Input channel
- · Conversion start/stop
- · Enabling of the ADC module

Setting the ADON bit, ADCON0<0>, enables the ADC module. Clearing ADON disables the module and terminates any conversion in process.

The ADCS<1:0> bits (ADCON0<7:6>) determine the clock source used by the ADC module.

The CHS<3:0> bits (ADCON0<5:3,1>) determine the input channel to the ADC module. CHS<3> specifically determines whether the source is internal or external.

Setting the GO/\overline{DONE} bit (ADCON0<2>) initiates the conversion process. The ADC clears this bit at the completion of the conversion process.

REGISTER 9-1: ADC CONTROL REGISTER 0 (ADCON0: 1Fh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0			
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON			
	bit 7							bit 0			
bit 7-6	ADCS<1:0	D>: ADC Co	nversion Cl	ock Select I	bits						
	00 = Fosc	-									
	01 = Fosc										
	10 = FOSC/32 11 = ADRC (clock derived from a dedicated RC oscillator)										
bit 5-3	CHS<2:0>: Analog Channel Select bits (select which channel to convert)										
DIL 3-3	If CHS3 =	•		If CHS3			(1)				
		<u>o.</u> nnel 0 (AN0)	$000 = V_{\rm F}$							
		nnel 1 (AN1	,	001 = VI							
	010 = cha	nnel 2 (AN2)	010 = Reserved. Do not use.							
		nnel 3 (AN3	,		eserved. Do						
		nnel 4 (AN4	,		eserved. Do						
		nnel 5 (AN5	,		eserved. Do eserved. Do						
		nnel 6 (AN6 nnel 7 (AN7	,		eserved. Do eserved. Do						
bit 2		ADC Con	,		eserveu. Du	not use.					
					a this hit sta	arts an ADC co	nversion cycl	0			
					•	hardware wher					
bit 1		alog Channe			,			,			
		al channel se									
	0 = Extern	al channel s	elected for	conversion							
bit 0	ADON: AD	DC On bit									
	1 = ADC e	nabled									
	0 = ADC d	lisabled									
	Legend:										
	S = Settab	ole bit									
	R = Reada	able bit	W =	Writable bit	U = Ur	nimplemented	bit, read as '0	<i>'</i>			
	- n = Value	e at POR	'1' =	Bit is set	'0' = B	it is cleared	x = Bit is un	known			

10.3 DAC Configuration

Example 10-1 shows a sample configuration for the DAC module. The port pin is configured, AVDD is selected for the voltage reference, and the DAC output is enabled.

EXAMPLE 10-1: DAC CONFIGURATION

```
;* This code block will configure the DAC
```

;* for AVDD Voltage Ref, and RB1/AN5/VDAC as
;* output.

```
BANKSEL TRISB
                      ; Select bank 1
       TRISB,1
                     ; Set RB1 input
BSF
BSF
       ANSEL,1
                      ; Set RB1 as analog
BANKSEL DACON0
                      ; Select Bank 2
CLRF
       DAC
                      ; DAC to 00
MOVLW B'11000000'
                     ; Enable DAC output
MOVWF DACON0
                      ; Set REF = VDD
MOVLW
       DAC_VALUE
MOVWF
       DAC
                      ; Set DAC output
```

10.4 Effects of RESET

A device RESET forces all registers to their RESET state. This forces the following conditions:

- · DAC module is off
- · Reference input to AVDD
- · Output disabled
- · DAC register is cleared

10.5 DAC Module Accuracy/Error

The accuracy/error specified for the DAC includes:

- · Integral non-linearity error
- Differential non-linearity error
- · Gain error
- Offset error
- Monotonicity

FIGURE 10-2: DAC TRANSFER FUNCTION

02h 01h

00h

2 LSb 3 LSb 4 LSb

Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the output drive capability with the load impedance.

Analog Output Voltage

256 LSb full scale)

255 LSb

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out by adjusting the reference voltage.

Linearity error refers to the uniformity of the voltage change with code change. Linearity errors cannot be calibrated out of the system. **Integral non-linearity error** measures the actual voltage output versus the ideal voltage output adjusted by the gain error for each code.

Differential non-linearity error measures the maximum actual voltage step versus the ideal voltage step. This measure is unadjusted.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on All Other RESETS
11Fh	DACON0	DAON	DAOE		—	—	_	DARS1	DARS0	0000	0000
11Eh	DAC	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	0000 0000	0000 0000
86h	TRISB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	1111 1111	1111 1111
9Dh	ANSEL	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	1111 1111	1111 1111

TABLE 10-1: REGISTERS/BITS ASSOCIATED WITH DAC

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for DAC conversion.

PIC16C781/782

NOTES:

11.2 Configuration as OPAMP or Comparator

The following example demonstrates calibration of the OPA module as an Operational Amplifier.

EXAMPLE 11-1: CALIBRATION FOR OPAMP MODE

- ;* This code block will configure the OPA
- ;* module as an Op Amp, 2 MHz GBWP, and
- ;* calibrated for a common mode voltage of
- ;* 1.2V. Routine returns w=0 if
- ;* calibration good.

BANKSEL MOVLW MOVWF	B'10000001' ;	Select Bank 2 Op Amp mode & 2 MHz GBWP
BCF BSF	CALCON, CALREF; CALCON, CAL;	
CAL_LOOP BTFSC	CALCON, CAL ;	Test for end
GOTO MOVLW	CAL_LOOP ; ERROR_FLAG	If not, wait
BTFSS CLRW RETURN		Test for error If no, return 0

The following example demonstrates how to configure and calibrate the OPA module as a Voltage Comparator.

EXAMPLE 11-2: CALIBRATION FOR COMPARATOR MODE

- ;* This code block will configure the OPA
- ;* module as a voltage comparator, slow
- ;* speed, and calibrated for a common mode
- ;* voltage of 2.5 V (assumes VDD=5V).
- ;* Routine returns w=0 if calibration good.

	BANKSEL MOVLW	OPACON B'10000000'	;	Select Bank 2
	MOVWF	OPACON		Op Amp mode, slow
	BSF	CALCON, CALREF	;	Common mode=DAC
	MOVLW	H'0x80'		
	MOVWF	DAC	;	DAC at VDD/2
	MOVLW	B'10000000'		
	MOVWF	DACON0	;	enable DAC,
			;	VDD ref
	BSF	CALCON, CAL	;	Start
CAL	LOOP			
	BTFSC	CALCON, CAL	;	Test for end
	GOTO	CAL_LOOP	;	If not, wait
	MOVLW	ERROR_FLAG		
	BTFSS	CALCON, CALERR	;	Test for error
	CLRW		;	If no, return 0
	BSF RETURN	OPACON, CMPEN	;	Comparator mode

11.3 Effects of RESET

A device RESET forces all registers to their RESET state. This disables the OPA module and clears any calibration.

11.4 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- Leakage Current
- · Input Offset Voltage
- Open Loop Gain
- · Gain Bandwidth Product

Common mode voltage range is the specified voltage range for the OPA+ and OPA- inputs, for which the OPA module will perform to within its specifications. The OPA module is designed to operate with input voltages between 0 and VDD-1.4V. Behavior for Common mode voltages greater than VDD-1.4V, or below 0V, are not guaranteed.

Leakage current is a measure of the small source or sink currents on the OPA+ and OPA- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OPA+ and OPA- inputs should be kept as small as possible and equal.

Input offset voltage is a measure of the voltage difference between the OPA+ and OPA- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit. The input offset voltage is also affected by the Common mode voltage. The OPA has an automatic calibration module which can minimize the input offset voltage of the module.

Open loop gain is the ratio of the output voltage to the differential input voltage, (OPA+) - (OPA-). The gain is greatest at DC and falls off with frequency.

Gain Bandwidth Product or GBWP is the frequency at which the open loop gain falls off to 0 dB. The lower GBWP is optimized for systems requiring low frequency response and low power consumption.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0			
	bit 7							bit 0			
bit 7-6		:0>: Clock	. ,		. –						
	01 = Outp 10 = Outp	 0 = Output frequency for single output mode is Fosc/128 1 = Output frequency for single output mode is Fosc/64 0 = Output frequency for single output mode is Fosc/32 1 = Output frequency for single output mode is Fosc/16 									
bit 5-4				•							
	00 = Min o 01 = Min o 10 = Min o	MINDC<1:0>: Minimum Duty Cycle Select bits for PWM Mode 00 = Min duty cycle of 0 01 = Min duty cycle of 1/8 10 = Min duty cycle of 1/4 11 = Min duty cycle of 3/8									
bit 3-2	MAXDC<1	1:0>: Maxim	um Duty C	ycle Select	bits for PWN	1 Mode					
	01 = Max 10 = Max	duty cycle c duty cycle c duty cycle c duty cycle c duty cycle c	of 5/8 of 3/4								
bit 1-0	DC<1:0>:	Duty Cycle	Select bits	for PSM Mo	ode						
	01 = Duty 10 = Duty	DC<1:0>: Duty Cycle Select bits for PSM Mode 00 = Duty cycle of 1/8 01 = Duty cycle of 3/8 10 = Duty cycle of 5/8 11 = Duty cycle of 15/16									
	Legend:										
	R = Reada	able bit	W = 1	Writable bit	U = Uni	implemented	bit, read as '()'			
	- n = Value	e at POR	'1' =	Bit is set	'0' = Bit	is cleared	x = Bit is ur	Iknown			

REGISTER 13-1: PSMC CONTROL REGISTER0 (PSMCCON0: 111h)

13.3.2 EXAMPLE BUCK LC SWITCHING POWER SUPPLY

In this example, the PSMC controls the buck configuration switching power supply in Figure 13-6.

The PSMC is configured as a typical PWM, current mode, switching power supply controller. The inner current feedback loops consist of:

- PSMC
- 2 MOSFET drivers
- Power MOSFETs Q1 and Q2
- Inductors L1 and L2
- Current transformer
- Comparator C1/C2

The outer voltage feedback loop consists of:

- Diodes D1, D2, D3, and D4
- CMAIN
- OPAMP feedback filter
- DAC reference

The circuit uses two feedback loops, an inner current control loop, and an outer voltage loop. The inner loop is further divided into two channels, Q1/L1, and Q2/L2. The PSMC operates a PWM output, alternately driving Q1 for a cycle, then driving Q2 the next. During the active phase of either output pulse, the inner loop builds up a current flow in the output's inductor, proportional to the error voltage received from the OPAMP. The current flow in the inductor begins the charging of CMAIN. When the voltage (proportional to the current flow in the inductor) exceeds the error voltage:

- The comparator resets the PSMC output
- · The MOSFET is turned off
- · The flyback diode forward biases
- The inductor discharges into CMAIN for the remainder of the period.

The outer voltage loop monitors the output voltage across CMAIN via R1/R2. The reference voltage from the DAC is subtracted from the feedback voltage to generate the raw error voltage. The raw error voltage is then filtered by the OPAMP and routed to Comparator C1 in the inner current loop.

In using two alternating outputs, the outputs are limited to less than 50% duty cycle. As a result, the circuit avoids the problems associated with instability at duty cycles of >50%.

For more information concerning the design of switching power supplies, refer to:

Switching Power Supply Design, by Abraham I. Pressman, published by McGraw Hill (ISBN 0-07-052236-7).

Note: Following RESET, both the PSMC1A and PSMC1B outputs are held tri-state until the PSMC is configured. Driver circuitry for all power MOSFET transistors must have a resistor bias to turn off the transistor in the event of tri-state conditions on either output to prevent undo stress on the MOS-FET's and their associated circuitry.

15.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXXX instruction set summary in Table 15-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compati- bility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
то	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 15-2 lists the instructions recognized by the MPASMTM assembler.

Figure 15-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC Mid-Range Reference Manual, (DS33023).

AC CHA	RACTERISTICS	Standard Operating Conditions (unless otherwise stated): $V_{DD} = 2.7V$ to 5.5V, Vss = GND, TA = 25°C, VCM = VDD/2, RL = 100kΩ to VDD/2, and VOUT = VDD/2 Operating Temperature -40°C to +85°C for Industrial					
Param No.	Parameters	Symbol	Min	Тур	Мах	Units	Conditions
	Gain Bandwidth Product	GBWP	_	75	_	kHz	VDD = 5V, GBWP = 0
		GBWP	—	2	_	MHz	VDD = 5V, GBWP = 1
	Input Offset Auto Calibration Time	Tz Tz Ton		300 TBD 10	TBD TBD TBD	μs μs μs	VDD = 5V, GBWP = 1 VDD = 5V GBWP = 0 VDD = 5V, GWBP = 1
	Turn On Time	TON	—	TBD	TBD	μS	VDD = 5V, GBWP = 0
	Phase Margin	Θм Θм	_	TBD TBD		degrees degrees	,
	Slew Rate	SR SR	_	TBD TBD		V/μs V/μs	VDD = 5V, GBWP = 0 VDD = 5V, GBWP = 1

TABLE 17-9: AC CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)

Note: Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

C Bit	
DC Bit	
IRP Bit	
PD Bit	
RP Bits	
TO Bit	
Zero Bit	

т

T1CON Register
T1CKPS1:T1CKPS0 Bits
T1OSCEN Bit57
TMR1CS Bit
TMR10N Bit57
TAD vs. Device Operating Frequencies72
Timer051
Associated Registers53
Clock Source Edge Select (T0SE Bit)51
Clock Source Select (T0CS Bit) 18, 51
Overflow Flag (T0IF Bit)129
Overflow Interrupt
Prescaler. See Prescaler, Timer0
Timer0 Module 51
Timer0 Operation
Timer1
Associated Registers Summary59
Clock Source Select (TMR1CS Bit)57
Effects of a RESET 59
Module On/Off (TMR1ON Bit)57
Oscillator Enable (T1OSCEN Bit)57
Timer1 Incrementing Edge58
Timer1 Initialization
Timer1 Interrupt 59
Timer1 Module Timer/Counter
Timer1 Module with Gate Control
Timer1 Operation
Timer1 Oscillator for the PIC16C781/782
Timing Diagrams
ADC Conversion
Brown-out Reset
CLKOUT and I/O152
External Clock
External Clock Timing
RESET, Watchdog Timer, Oscillator Start-up Timer
and Power-up Timer154
Time-out Sequence on Power-up 125, 127
Timer0156 Timer0 and Timer1 External Clock
Timer1
Wake-up from SLEEP via Interrupt
TRISA, ANSEL, and Control Precedence
Typical Low Voltage Detect Application
i ypical Low voltage Detect Application

۷

v	
Voltage Reference Module Effects of a RESET	61
Voltage Reference Module (VR)	61
w	
W Register	129
Wake-up from SLEEP 11	7, 131
Interrupts 12	
MCLR Reset	126
Timing Diagram	132
WDT Reset	126
Watchdog Timer	
Associated Register Summary	
Watchdog Timer (WDT) 11	
Enable (WDTE Bit)	129
Postscaler. See Postscaler, WDT	
Programming Considerations	
RC Oscillator	
Time-out Period	
WDT Reset, Normal Operation 121, 12	25, 126