E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	·
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x8b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc781-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Peripheral Features (Continued):

- Dual Analog Comparator module with:
 - Individual enable and interrupt bits
 - Programmable speed and output polarity
 - Fully configurable inputs and outputs
 - Reference from DAC, or VREF1/VREF2
 - Low input offset voltage.
- VR voltage reference module:
 - 3.072V +/- 0.7% @25°C, AVDD = 5V
 - Configurable output to ADC reference, DAC reference, and VR pin
 - 5 mA sink/source

- Programmable Switch Mode Controller module:
 - PWM and PSM modes
 - Programmable switching frequency
 - Configurable for either single or dual feedback inputs
 - Configurable single or dual outputs
 - Slope compensation output available in single output mode

Key Features PIC [®] Mid-Range Reference Manual (DS33023)	PIC16C781	PIC16C782
Operating Frequency	DC - 20 MHz	DC - 20 MHZ
RESETS (and Delays)	POR, BOR, MCLR, WDT (PWRT, OST)	POR, BOR, MCLR, WDT (PWRT, OST)
Program Memory (14 bit words)	1K	2K
Data Memory (bytes)	128	128
Interrupts	8	8
I/O Ports	13 + 3 Input only	13 + 3 Input only
Timers	2	2
Programmable Switch Mode Controller	1	1
8-bit Analog-to-Digital Module	1	1
ADC channels	8 External, 2 Internal	8 External, 2 Internal
8-bit Digital-to-Analog Module	1	1
Comparators	2	2
Comparator Channels	4 (AN<7:4>)	4 (AN<7:4>)
Operational Amplifier	1	1
Voltage Reference	1	1
Brown-out Reset	Yes	Yes
Programmable Low Voltage Detect	Yes	Yes
Instruction Set	35 Instructions	35 Instructions

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on Page:
Bank 2											
100h ⁽²⁾	INDF	Addressin	ddressing this location uses contents of FSR to address data memory (not a physical register							0000 0000	23
101h	TMR0	Timer0 Mc	dule's Regi	ster						xxxx xxxx	51
102h ⁽²⁾	PCL	Program C	Counter's (P	C) Least Sig	gnificant Byte					0000 0000	23
103h ⁽²⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
104h ⁽²⁾	FSR	Indirect Da	ata Memory	Address Pc	binter					xxxx xxxx	23
105h	-	Unimplem	ented							-	-
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 0000	35
107h	-	Unimplem	ented	•			•		•	-	-
108h	-	Unimplem	ented							-	-
109h	-	Unimplem	ented							-	-
10Ah ^(1,2)	PCLATH	-	-	-	Write Buffer	for the uppe	r 5 bits of the	e Program Co	unter	0 0000	23
10Bh (2)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	19
10Ch	PMDATL	PMD7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000 0000	48
10Dh	PMADRL	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0	xxxx xxxx	48
10Eh	PMDATH	—	—	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8	00 0000	47
10Fh	PMADRH	—	-	-	Reserved	Reserved	PMA10	PMA9	PMA8	x xxxx	48
110h	CALCON	CAL	CALERR	CALREF	—	—	—	—	—	000	85
111h	PSMCCON0	SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0	0000 0000	104
112h	PSMCCON1	SMCON	S1APOL	S1BPOL	—	SCEN	SMCOM	PWM/PSM	SMCCS	000- 0000	104
113h	-	Unimplem	Inimplemented							-	-
114h	—	Unimplem	ented							—	—
115h	-	Unimplem	ented							-	-
116h	-	Unimplem	ented							-	-
117h	-	Unimplem	ented							-	-
118h	-	Unimplem	ented							-	-
119h	CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	91
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	93
11Bh	CM2CON1	MC10UT	MC2OUT	-	-	-	—	—	C2SYNC	000	94
11Ch	OPACON	OPAON	CMPEN	—	—	—	—	—	GBWP	000	84
11Dh	-	Unimplem	ented							-	-
11Eh	DAC	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	0000 0000	79
11Fh	DACON0	DAON	DAOE	—	—	—	—	DARS1	DARS0	0000	79

TABLE 2-1: PIC16C781/782 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter. See Section 2.9 for more detail.2: These registers can be addressed from any bank.

2.4 OPTION_REG Register

The OPTION_REG register is a readable and writable register which contains various control bits to configure:

- TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler)
- External INT interrupt
- TMR0
- Weak pull-ups on PORTB

REGISTER 2-2: OPTION REGISTER (OPTION_REG: 81h, 181h)

	D 444 4	D 444 4	D 444 4	D 444 4	D 444 4	D 444 4	D 444 4	B 444 4		
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
	bit7							bit0		
bit 7	RBPU: P	ORTB Pull-	up Enable bi	_t (1)						
	1 = POR1	FB weak pu	ll-ups are dis	abled						
	0 = PORT	FB weak pu	ll-ups are en	abled by the	WPUB regis	ster				
bit 6	INTEDG:	Interrupt Ed	dge Select bi	t						
	1 = Interr	upt on rising	gedge of RB	0/INT pin						
	0 = Interr	upt on fallin	g edge of RE	30/INT pin						
bit 5	TOCS: TN	/R0 Clock S	Source Selec	t bit						
	1 = Trans	ition on RA	4/T0CKI pin							
	0 = Intern	al instructio	n cycle clocł	(Fosc/4)						
bit 4	TOSE: TN	IR0 Source	Edge Select	t bit						
	1 = Increr	1 = Increment on high-to-low transition on RA4/T0CKI pin								
	0 = Increr	ment on low	-to-high tran	sition on RA	4/T0CKI pin					
bit 3	PSA: Pre	PSA: Prescaler Assignment bit								
	1 = Presc	1 = Prescaler is assigned to the WDT								
	0 = Presc	aler is assig	gned to the T	ïmer0 modul	е					
bit 2-0	PS<2:0>:	Prescaler I	Rate Select b	oits						
		Bit Value	TMR0 Rate	WDT Rate						
		000	1:2	1:1						
		001	1:4	1:2						
		010	1:8	1:4						
		011	1:16	1:8						
		100	1:32	1:10						
		110	1:04	1:64						
		111	1:256	1:128						

Note 1: Individual weak pull-ups on RB pins can be enabled/disabled from the weak pull-up PORTB register (WPUB).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.









Analog HI-Z = No internal drive on pin (analog input) during calibration.

1

1

1

Analog HI-Z

Calibration

0

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · Internal or external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC Mid-Range Reference Manual, (DS33023).

5.1 Timer0 Operation

Timer0 can operate as either a timer or a counter.

Programming Timer0 is via the OPTION register (see Register 2-2).

Timer0 mode is selected by clearing/setting the bit T0CS (OPTION_REG<5>). In Timer mode (T0CS = 0), the Timer0 module increments every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 increments either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge, setting selects the falling edge. Restrictions on the external clock input are discussed below.



When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal system clock. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

Additional information on external clock requirements is available in the PIC Mid-Range Reference Manual, (DS33023).

EXAMPLE 5-1: INITIALIZING TIMER0

- ;* This code block will configure Timer0
- ;* for Polling, internal clock & 1:16
 - ;* prescaler
 - ;*
- ;* Wait for TMR0 overflow code included

	BANKSEL	TMR0	;	Select Bank 0
	CLRF	TMR0	;	Clear Timer0
			;	Register
	BANKSEL	OPTION_REG	;	Select Bank 1
	MOVLW	B'11000011'	;	INT on L2H
	MOVWF	OPTION_REG	;	Internal clk,
			;	pscaler 1:16
* * *	*****	* * * * * * * * * * * * *	* *	*****
;*	Wait for TM	ARO overflow		
;*				
т0_	OVFL_WAIT			
	TBFSS	INTCON, TOIF	;	Check for TMR0
			;	overflow
	GOTO	T0_OVFL_WAIT	;	If clear, test
			;	again
	BCF	INTCON, TOIF	;	Clear interrupt



5.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 5-2). For simplicity, this counter is referred to as "prescaler" throughout this data sheet.

Note:	There is only one prescaler available					
	which is mutually exclusively shared					
	between the Timer0 module and the					
	Watchdog Timer. Thus, a prescaler assign-					
	ment for the Timer0 module means that					
	there is no prescaler for the Watchdog					
	Timer, and vice-versa.					

The prescaler is not readable or writable.

The PSA and PS<2:0> bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

Clearing bit PSA assigns the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA assigns the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction clears the prescaler along with the WDT.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 clears the prescaler
	count, but does not change the prescaler
	assignment.

5.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on-the-fly" during program execution.

Note:	To avoid an unintended device RESET, a								
	specific instruction sequence (shown in the								
	PIC Mid-Range Reference Manual,								
	DS33023) must be executed when chang-								
	ing the prescaler assignment from Timer0								
	to the WDT. This sequence must be fol-								
	lowed even if the WDT is disabled.								

5.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

5.4 Effects of RESET

A device RESET will program Timer0 for an external clock input on RA4/T0CKI, Hi-Low edge, and no prescaler. The TMR0 register is not cleared.

NOTES:

11.2 Configuration as OPAMP or Comparator

The following example demonstrates calibration of the OPA module as an Operational Amplifier.

EXAMPLE 11-1: CALIBRATION FOR OPAMP MODE

- ;* This code block will configure the OPA
- ;* module as an Op Amp, 2 MHz GBWP, and
- ;* calibrated for a common mode voltage of
- ;* 1.2V. Routine returns w=0 if
- ;* calibration good.

	BANKSEL	OPACON	;	Select Bank 2
	MOVLW	B'10000001'	;	Op Amp mode &
	MOVWF	OPACON	;	2 MHz GBWP
	BCF	CALCON CALREF	;	Set 1 2V
	BSF	CALCON, CAL	;	Start
~				
CAL.	LOOP			
	BTFSC	CALCON, CAL	;	Test for end
	GOTO	CAL_LOOP	;	If not, wait
	MOVLW	ERROR_FLAG		
	BTFSS	CALCON, CALERR	;	Test for error
	CLRW		;	If no, return (
	RETURN			

The following example demonstrates how to configure and calibrate the OPA module as a Voltage Comparator.

EXAMPLE 11-2: CALIBRATION FOR COMPARATOR MODE

- ;* This code block will configure the OPA
- ;* module as a voltage comparator, slow
- ;* speed, and calibrated for a common mode
- ;* voltage of 2.5 V (assumes VDD=5V).
- ;* Routine returns w=0 if calibration good.

	BANKSEL	OPACON	;	Select Bank 2
	MOVLW	B'10000000'		
	MOVWF	OPACON	;	Op Amp mode,
			;	slow
	BSF	CALCON, CALREF	;	Common mode=DAC
	MOVLW	H'0x80'		
	MOVWF	DAC	;	DAC at VDD/2
	MOVLW	B'10000000'		
	MOVWF	DACON0	;	enable DAC,
			;	VDD ref
	BSF	CALCON, CAL	;	Start
CAL	LOOP			
	BTFSC	CALCON, CAL	;	Test for end
	GOTO	CAL_LOOP	;	If not, wait
	MOVLW	ERROR_FLAG		
	BTFSS	CALCON, CALERR	;	Test for error
	CLRW		;	If no, return 0
	BSF	OPACON, CMPEN	;	Comparator mode
	RETURN			

11.3 Effects of RESET

A device RESET forces all registers to their RESET state. This disables the OPA module and clears any calibration.

11.4 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- Leakage Current
- · Input Offset Voltage
- · Open Loop Gain
- · Gain Bandwidth Product

Common mode voltage range is the specified voltage range for the OPA+ and OPA- inputs, for which the OPA module will perform to within its specifications. The OPA module is designed to operate with input voltages between 0 and VDD-1.4V. Behavior for Common mode voltages greater than VDD-1.4V, or below 0V, are not guaranteed.

Leakage current is a measure of the small source or sink currents on the OPA+ and OPA- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OPA+ and OPA- inputs should be kept as small as possible and equal.

Input offset voltage is a measure of the voltage difference between the OPA+ and OPA- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit. The input offset voltage is also affected by the Common mode voltage. The OPA has an automatic calibration module which can minimize the input offset voltage of the module.

Open loop gain is the ratio of the output voltage to the differential input voltage, (OPA+) - (OPA-). The gain is greatest at DC and falls off with frequency.

Gain Bandwidth Product or GBWP is the frequency at which the open loop gain falls off to 0 dB. The lower GBWP is optimized for systems requiring low frequency response and low power consumption.

FIGURE 13-2: PSMC MODULE IN DUAL ALTERNATING OUTPUT PWM MODE (SIMPLIFIED BLOCK DIAGRAM)



TABLE 13-1: PSMC1A OUTPUT SEQUENCE IN PWM MODE USING C1 COMPARATOR ONLY

Time	MINDC<1:0>	C10UT	PSMC1A Output Signal
Beginning of PWM cycle	00	Н	$0 \rightarrow 1$
		L	0
	non-zero	х	$0 \rightarrow 1$
During Min Duty Cycle	non-zero	x	1
After Min Duty Cycle, Before	Х	$H \rightarrow L$	$q \rightarrow 0$
Max Duty Cycle		$L \rightarrow H$	0
Max Duty Cycle	Х	х	$q \rightarrow 0$

Legend: x = Don't Care q = Prior State 0 = Inactive 1 = Active H = High L = Low

13.1.1 PULSE SKIP MODULATION (PSM)

In PSM (Pulse Skip Modulation), the PSMC operates as a fixed duty cycle pulse generator, with its output gated by the analog feedback (see Figure 13-3). Immediately prior to the initiation of a pulse, the analog feedback is sampled. If the comparator output = H, a pulse is initiated and held active for the programmed duty cycle. If the comparator output = L, no pulse is initiated and the PSMC waits for the start of the next pulse (see Table 13-3 and Table 13-4). In this mode, both the frequency and duty cycle of the output pulse are programmable. The analog feedback gates the presence or absence of the pulse on a pulse-by-pulse basis.





TABLE 13-3: PSMC1A OPERATION IN PSM MODE USING C1 COMPARATOR ONLY

Time	C10UT	PSMC1A Output Signal
Beginning of PSM cycle	Н	$0 \rightarrow 1$
	L	0
During Pulse	x	No Change
		1
End of Pulse	x	$1 \rightarrow 0$
<u>N</u>	· ·	

Legend: x = Don't Care 0 = Inactive 1 = Active H = High L = Low



FIGURE 13-6:

13.3.3 EXAMPLE MOTOR SPEED CONTROL

In Figure 13-7, the PSMC acts as a speed control for a brushless DC motor. The direction of the current in the motor winding is set by feedback from a Hall effect position sensor on the motor. The sensor switches the phase in the motor in response to the rotation of the rotor so that the magnetic field rotates just ahead of the rotor, pulling it in the desired direction. The speed at which the rotor spins is a function of the mechanical load on the rotor and the current in the field winding.

Speed control is accomplished by monitoring the speed via the Hall effect sensor and regulating the current in the winding appropriately. The winding current is regulated by the PSMC to be proportional to the value supplied by the DAC module. The feedback loop is closed by software making periodic measurement of the rotor speed using the Hall Effect sensor/Timer1 and adjusting the output value of the DAC appropriately.

The algorithm (used to determine the values output by the DAC module) depends on:

- · mechanical system connected to the motor
- · motor characteristics
- · characteristics of the high current drive

An analysis of the mechanics of the system and the design of an appropriate control algorithm is beyond the scope of this Data Sheet. Therefore, the designer should consult a text dealing with the design of motor speed controls and feedback control system, in general, for the necessary design guidance.

13.4 Effects of SLEEP and RESET

A device RESET forces all registers to their RESET state. This disables the PSMC and resets its outputs to digital inputs. It is good design practice to include a failsafe resistor bias in all power transistor drive circuitry. The fail-safe circuit should disable the power device when the PSMC output drive transistor is held tri-state. This protects the power device and its associated circuitry from the stress of prolonged operation without feedback. Placing the PIC16C781/782 into SLEEP mode will stop the main oscillator for the microcontroller. The PSMC derives its timing from the main oscillator. Therefore, operation of the PSMC will halt when the microcontroller enters SLEEP mode. To prevent damage, the outputs of the PSMC are gated so that they are driven to their inactive state whenever the device enters SLEEP mode. When the microcontroller wakes up, the PSMC resumes operation per its previously programmed configuration.

TABLE 13-6: REGISTERS ASSOCIATED WITH THE PSMC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
86h,186h	TRISB	PORTB D	Data Direct	ion Regist	er					1111 1111	1111 1111
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	0000 0000
119h	CM1CON0	C10N	C10UT	C1OE	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	0000 0000
111h	PSMCCON0	SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0	0000 0000	0000 0000
112h	PSMCCON1	SMCON	S1APOL	S1BPOL	_	SCEN	SMCOM	PWM/PSM	SMCCS	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for PSMC.

14.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features include:

- · Oscillator selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (PBOR)
- Interrupts
- Watchdog Timer (WDT)
- Programmable Low Voltage Detection (PLVD)
- SLEEP
- Code protection
- · ID locations
- In-Circuit Serial Programming[™] (ICSP[™])

Several oscillator options are available to allow the part to fit the application. The INTRC oscillator options save system cost while the LP crystal option saves power. A set of configuration bits is used to select various options.

The CPU also features a Watchdog Timer (WDT), which can be enabled either through a configuration bit during programming, or by the software. For added reliability, the WDT runs off its own internal RC oscillator instead of the main CPU clock.

In addition to the WDT, the CPU incorporates both an Oscillator Start-up Timer and a Power-up Timer. The Oscillator Start-up Timer (OST) is intended to hold the chip in RESET until the crystal oscillator has stabilized. The Power-up Timer (PWRT) holds the CPU in a fixed RESET delay of 72ms (nominal) on Power-up Resets (POR and PBOR), while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can awaken from SLEEP through:

- External RESET
- Watchdog Timer Wake-up
- Interrupt

Additional information on special features is available in the PIC Mid-Range Reference Manual, (DS33023).

14.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space, which can be accessed only during programming.

Some of the core features provided may not be necessary for each application in which a device may be used. The configuration word bits allow these features to be configured/enabled/disabled as necessary. These features include:

- Code Protection
- PBOR Trip Point
- Power-up Timer
- Watchdog Timer
- Device Oscillator Mode

As can be seen in Table 14-1, some additional configuration word bits have been provided for Brown-out Reset trip point selection.

14.3 RESET

The PIC16C781/782 devices have several different RESETS. These RESETS are grouped into two classifications: power-up and non power-up. The power-up type RESETS are the Power-on and Brown-out Resets, which assume the device VDD was below its normal operating range for the device's configuration. The non power-up type RESETS assume normal operating limits were maintained before/during and after the RESET.

- Power-on Reset (POR)
- Programmable Brown-out Reset (PBOR)
- Non Power-up (MCLR) Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)

Some registers are not affected in any RESET condition. Their status is unknown on a Power-up Reset and unchanged in any other RESET. Most other registers are placed into an initialized state upon RESET. However, they are not affected by a WDT Reset during SLEEP, because this is considered a WDT Wake-up, which is viewed as the resumption of normal operation.

Several status bits have been provided to indicate which RESET occurred (see Table 14-4). See Table 14-5 for a full description of RESET states of special registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 14-4.

These devices have a MCLR noise filter in the MCLR Reset path. The filter detects and ignores small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.



FIGURE 14-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

TABLE 14-6: INITIALIZATION CONDITION FOR ALL REGISTERS

Register	Power-On Reset or Brown-Out Reset	MCLR Reset or WDT Reset	Wake-up via WDT or Interrupt
W (not a mapped register)	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	0000 0000	uuuu uuuu	uuuu uuuu
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	PC + 1(1)
STATUS	0001 1xxx	000q quuu (2)	uuuq quuu (2)
FSR	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA	xxxx 0000	uuuu 0000	uuuu uuuu
PORTB	xxxx xx00	uuuu uu00	uuuu uu00
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuqq
PIR1	00000	00000	0000u
CALCON	000	000	uuu
TMR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	-000 0000	-uuu uuuu	-uuu uuuu
PSMCCON0	0000 0000	0000 0000	uuuu uuuu
PSMCCON1	000- 0000	000- 0000	uuu- uuuu
CM1CON0	0000 0000	0000 0000	uuuu uuuu
CM2CON0	0000 0000	0000 0000	uuuu uuuu
CM2CON1	000	000	uuu
OPACON	000	000	uuu
ADRES	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON0	0000 0000	0000 0000	uuuu uuuu
OPTION_REG	1111 1111	1111 1111	uuuu uuuu
TRISA	1111 1111	1111 1111	uuuu uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	00000	00000	uuuuu
PCON	0 1-qq	0 1-uu	u u-uu
DAC	0000 0000	0000 0000	uuuu uuuu
DACON0	0000	0000	uuuu
WPUB	1111 1111	1111 1111	uuuu uuuu
IOCB	1111 0000	1111 0000	uuuu uuuu
REFCON	00	00	uu
LVDCON	00 0101	00 0101	uu uuuu
ANSEL	1111 1111	1111 1111	uuuu uuuu
ADCON1	00	00	uu
PMDATL	XXXX XXXX	uuuu uuuu	uuuu uuuu
PMADRL	XXXX XXXX	uuuu uuuu	uuuu uuuu
PMDATH	xx xxxx	uu uuuu	uu uuuu
PMADRH	xxxx	uuuu	uuuu
PMCON1	10	10	10

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

2: See Table 14-5 for RESET value for specific condition.

15.1 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in reg- ister 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.

NOTES:

19.0 PACKAGING INFORMATION

19.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.			

© 2001-2013 Microchip Technology Inc.

OPTION_REG Register	
INTEDG Bit	18
PS Bits18	3, 52
PSA Bit18	3, 52
RBPU Bit	18
T0CS Bit18	3, 51
T0SE Bit18	3, 51
Oscillator Configuration	119
CLKOUT	120
Dual Speed Operation for INTRC Modes	.120
EC119,	123
ER	. 119
HS119,	123
INTRC 119,	123
LP119,	123
XT 119,	123
Oscillator, WDT	129
Oscillators	
RC, Block Diagram	120
OTP Program Memory Read	49

Ρ

Paging, Program Memory 23 PCON Register 123 BOR Bit 22 OSCF Bit 22 POR Bit 22 POR Bit 22 PICDEM 1 Low Cost PIC MCU 22 Demonstration Board 143 PICDEM 1 To monstration Board 144 PICDEM 2 Low Cost PIC16CXX 24 Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX 25 Demonstration Board 144 PICSTART Plus Entry Level 26 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB5 8 RB6/C1/PSMC1A 8 RB5 <td< th=""><th>Package Marking Information</th><th> 169</th></td<>	Package Marking Information	169
PCON Register 123 BOR Bit 22 OSCF Bit 22 POR Bit 22 WDTON Bit 22 PICDEM 1 Low Cost PIC MCU 22 PICDEM 1 Low Cost PIC MCU 143 PICDEM 1 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 24 Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX 25 Demonstration Board 144 PICSTART Plus Entry Level 26 Development Programmer 143 Pin Functions 9 AVDD 9 AVDD 9 AVAXS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB4 8 RB5/MCL/PSMC1A 8 RB4 8 RB5//C2/PSMC1A/MCLA 8 RB6/C1/PSMC1A 8 RB7/C2	Paging, Program Memory	
BOR Bit 22 OSCF Bit 22 POR Bit 22 WDTON Bit 22 PICDEM 1 Low Cost PIC MCU 22 PICDEM 1 To Benonstration Board 143 PICDEM 2 Low Cost PIC16CXX 144 PICDEM 3 Low Cost PIC16CXXX 143 PICDEM 3 Low Cost PIC16CXXX 143 PICDEM 3 Low Cost PIC16CXXX 143 PICSTART Plus Entry Level 144 POR Sara 9 AVDD 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB2/ANA 8 RB3/AN7/OPA 8 RB4 8 RB5//CL/PSMC1A 8 RB4 8 RB5//CL/PSMC1A 8 RB4//OPA 9 VDD 9	PCON Register	123
OSCF Bit 22 POR Bit 22 WDTON Bit 22 PICDEM 1 Low Cost PIC MCU 22 Demonstration Board 143 PICDEM 17 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 144 PICDEM 3 Low Cost PIC16CXXX 144 PICDEM 3 Low Cost PIC16CXXX 144 PICSTART Plus Entry Level 144 PicSTART Plus Entry Level 143 Pin Functions 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA6/OSC2/CLKOUT/T1CKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VDD <td< td=""><td>BOR Bit</td><td></td></td<>	BOR Bit	
POR Bit 22 WDTON Bit 22 PICDEM 1 Low Cost PIC MCU 22 Demonstration Board 143 PICDEM 17 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 144 PICDEM 3 Low Cost PIC16CXXX 144 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level Development Programmer 143 Pin Functions 9 AVSS. 9 AVDD 9 AVSS. 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA5/MCLR/VPP. 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB2/AN6 8 RB4 8 8 8 RB5/C1/PSMC1A 8 8 8 RB6/C1/PSMC1A 8 8 8 <td< td=""><td>OSCF Bit</td><td></td></td<>	OSCF Bit	
WDTON Bit 22 PICDEM 1 Low Cost PIC MCU 143 Demonstration Board 143 PICDEM 1 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 143 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXXX 144 Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB4 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VDD	POR Bit	
PICDEM 1 Low Cost PIC MCU Demonstration Board 143 PICDEM 17 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 143 Demonstration Board 143 PICDEM 3 Low Cost PIC16CXX 144 PICDEM 3 Low Cost PIC16CXXX 144 PICSTART Plus Entry Level 143 Pin Functions 9 AVDD 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA4/TOCKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB4 8 RB4 8 RB4 8 RB5/MC1/PPA 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB4 8 RB5//C1/PSMC1A 8 RB6/C1/PSMC1A 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9	WDTON Bit	
Demonstration Board 143 PICDEM 17 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 143 Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PicSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 4VbD AVbD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF1 8 RA4/TOCKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB4 8 RB5 8 RB5 8 RB5 8 RB6/C1/PSMC1A 8	PICDEM 1 Low Cost PIC MCU	
PICDEM 17 Demonstration Board 144 PICDEM 2 Low Cost PIC16CXX 143 Demonstration Board 144 PICDEM 3 Low Cost PIC16CXXX 144 Demonstration Board 144 PICSTART Plus Entry Level 144 Development Programmer 143 Pin Functions 9 AVDD 9 AVSs 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA6/OSC2/CLKOUT/T1CKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RB0/INT/AN4/VR 8 RB1/AN5//DAC 8 RB5 8 RB5 8 RB6/C1/PSMC1A 8 RB5 8 RB6/C1/PSMC1A 9 VDD 9 <td>Demonstration Board</td> <td> 143</td>	Demonstration Board	143
PICDEM 2 Low Cost PIC16CXX Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB5 8 RB6/C1/PSMC1A 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VS 9 Pinout Description 9 Pinout Description 9	PICDEM 17 Demonstration Board	144
Demonstration Board 143 PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVbD 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB4 8 RB5/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VS 9 Pinout Description 9 Pinout Description 9	PICDEM 2 Low Cost PIC16CXX	
PICDEM 3 Low Cost PIC16CXXX Demonstration Board 144 PICSTART Plus Entry Level 143 Pin Functions 9 AVDD 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA4/TOCKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RAF/OSC1/CLKIN 8 RB1/AN5/VDAC 8 RB4 8 RB2/AN6 8 RB4 8 RB4 8 RB5//C1/PSMC1A 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VDD 9 VDD 9 Pinout Description 9 Pinout Description 9	Demonstration Board	143
Demonstration Board 144 PICSTART Plus Entry Level 143 Development Programmer 143 Pin Functions 9 AVbd 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA6/OSC2/CLKOUT/T1CKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB5 8 RB6/C1/PSMC1A 8 RB5 8 PB6/C1/PSMC1A 9 VDD 9 VDD 9 VDD 9 VDD 9 VDD 9 Pinout Description 9 Pinout Description 9	PICDEM 3 Low Cost PIC16CXXX	
PICSTART Plus Entry Level Development Programmer 143 Pin Functions 9 AVDD 9 AVSs 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA6/OSC2/CLKOUT/T1CKI 8 RA6/OSC2/CLKOUT/T1CKI 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB3/AN7/OPA 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VDD 9 VS 9 Pinout Description 9 Pinout Description 9	Demonstration Board	144
Development Programmer 143 Pin Functions 9 AVDD 9 AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB5 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VSS 9 Pinout Description 9 Pinout Description 9	PICSTART Plus Entry Level	
Pin Functions 9 AVbb 9 AVss 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/T0CKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VoD 9 VSS 9 Pinout Description 9 PIO4C781/782 8	Development Programmer	143
AVDD 9 AVSS. 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/T0CKI 8 RA5/MCLR/VPP. 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB5 8 RB5 8 RB5 8 RB7/C2/PSMC1A. 9 VDD 9 VDD 9 VDD 9 RD 9 Pinout Description 9 PIC16C781/782 8	Pin Functions	
AVSS. 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/T0CKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB5 8 RB5 8 RB5/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VDD 9 VDD 9 VDD 9 Pinout Description 9 PL16C781/782 8	AVDD	9
RA0/AN0/OPA+	AVss	9
RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/T0CKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 Pinout Description 9 PInout Description 9	RA0/AN0/OPA+	8
RA2/AN2/VREF2 8 RA3/AN3/VREF1 8 RA4/T0CKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 Pinout Description 9 PIO416C781/782 8	RA1/AN1/OPA	8
RA3/AN3/VREF1 8 RA4/T0CKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDaC 8 RB2/AN6 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 Pinout Description 9 PIO416C781/782 8	RA2/AN2/VREF2	8
RA4/T0CKI 8 RA5/MCLR/VPP 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB3/AN7/OPA 8 RB5 8 RB5 8 RB7/C2/PSMC1A 9 VDD 9 Vss 9 Pinout Description 9 PI616C781/782 8	RA3/AN3/VREF1	8
RA5/MCLR/VPP. 8 RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB3/AN7/OPA 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 Pinout Description 9 PI164C781/782 8	RA4/T0CKI	8
RA6/OSC2/CLKOUT/T1CKI 8 RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDaC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB5 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 Vss 9 Pinout Description 9 PI164C781/782 8	RA5/MCLR/VPP	8
RA7/OSC1/CLKIN 8 RB0/INT/AN4/VR 8 RB1/AN5/VDac 8 RB2/AN6 8 RB3/ANT/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/TIG 9 VDD 9 Vss 9 Pinout Description 9 PIC16C781/782 8	RA6/OSC2/CLKOUT/T1CKI	8
RB0/INT/AN4/VR 8 RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VSs 9 Pinout Description 9 PIC16C781/782 8	RA7/OSC1/CLKIN	8
RB1/AN5/VDAC 8 RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VSs 9 Pinout Description 9 P1016C781/782 8	RB0/INT/AN4/Vr	8
RB2/AN6 8 RB3/AN7/OPA 8 RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VSs 9 Pinout Description 9 PI616C781/782 8	RB1/AN5/VDAC	8
RB3/AN7/OPA	RB2/AN6	8
RB4 8 RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VSS 9 Pinout Description 9 PIC16C781/782 8	RB3/AN7/OPA	8
RB5 8 RB6/C1/PSMC1A 8 RB7/C2/PSMC1B/T1G 9 VDD 9 VSS 9 Pinout Description 9 PIC16C781/782 8	RB4	8
RB6/C1/PSMC1A	RB5	8
RB7/C2/PSMC1B/T1G 9 VDD 9 Vss 9 Pinout Description 9 PIC16C781/782 8	RB6/C1/PSMC1A	8
VDD 9 Vss. 9 Pinout Description 9 PIC16C781/782 8	RB7/C2/PSMC1B/T1G	9
Vss	VDD	9
Pinout Description PIC16C781/7828	Vss	9
PIC16C781/7828	Pinout Description	
	PIC16C781/782	8

PIR1 Register	
ADIF Bit	
C1IF Bit	21
C2IF Bit	21
LVDIF Bit	21
TMR1IF Bit	21
PLVD	
DC Characteristics	
PLVD Example	67
PMCON1	
PMDATH and PMDATL Registers	
PMR	
Associated Register Summary	50
Pointer. FSR	
POR. See Power-on Reset	
PORTA	
Associated Register Summary	
Initialization	
PORTA and the TRISA Register	26
PORTB	
Associated Register Summary	45
Initialization	
Pull-up Enable (RBPU Rit)	18
RB0/INT Edge Select (INTEDG Bit)	18
RB0/INT Pin External	128
RB7:RB0 Interrupt-on-Change Enable	
(BBIE Bit)	129
RB7:RB4 Interrupt-on-Change	120
RB7:RB4 Interrupt-on-Change Flag	
(BBIE Bit)	129
PORTB and the TRISB Register	
PORTB Interrunt-on-Change	
PORTB Weak Pull-up	
Postscaler WDT	
Assignment (PSA Bit)	18 52
Rate Select (PS Bits)	18 52
Switching Between Timer() and WDT	
Power-down Mode See SLEEP	
Power-on Reset (POR) 117 121 12	2 125 126
Oscillator Start-up Timer (OST)	.2, 120, 120
Power Control (PCON) Register	123
Power-down (PD Bit)	123
Power-on Reset Circuit External	
Power-up Timer (PW/PT)	117 122
Time-out (TO Bit)	117, 122
Time-out Sequence	122
Time-out Sequence on Power-up	125 127
Prescaler Timer0	123, 127
Assignment (PSA Bit)	18 52
Pate Select (PS Bits)	18 52
Switching Between Timer() and WDT	10, 52
Prescaler Timer1	
Select (T1CKPS1:T1CKPS0 Bits)	57
PRO MATE II Universal Device Programmer	
Program	
Program Counter	
PCL Pagistor	22
Reset Conditions	20, 129 105
Program Memory	
Paging	
Faying Program Mamory Man and Stack	
	4.4
PIC16C782	11 ۸۸
Program Memory Organization	