



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | -   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 13  |
| Program Memory Size        | 1.75KB (1K x 14)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 128 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 8x8b; D/A 1x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-SOIC (0.295", 7.50mm Width)  |
| Supplier Device Package    | 20-SOIC   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lc781t-i-so">https://www.e-xfl.com/product-detail/microchip-technology/pic16lc781t-i-so</a> |

## 1.0 DEVICE OVERVIEW


This document contains device-specific information. Additional information may be found in the PIC Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference manual should be considered a complementary document to this data sheet. The Reference

manual is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

This data sheet covers two devices: PIC16C781 and PIC16C782. Both devices come in a variety of 20-pin packages.

The following figures are block diagrams of the PIC16C781 and the PIC16C782.

**FIGURE 1-1: PIC16C781 BLOCK DIAGRAM**



## 3.3 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) makes the corresponding PORTB pin an input (i.e., puts the corresponding output driver into a Hi-Impedance mode). Clearing a TRISB bit (= 0) makes the corresponding PORTB pin an output (i.e., puts the contents of the output latch on the selected pin).

### EXAMPLE 3-2: INITIALIZING PORTB

```

; * This code block will configure PORT B
; * as follows
; * RB<7:6> analog inputs
; * RB<5:4> digital inputs
; * RB<3:2> digital inputs
; * RB<1:0> digital inputs
; * RA<3:0> digital I/O

BANKSEL    PORTB    ; Select Bank 0
CLRF       PORTB    ; Preset PORTB data
                        ; reg.
BANKSEL    TRISB    ; Select Bank 1
MOVLW     B'11001111' ; Digital I/O
                        ; config data
MOVWF     TRISB    ; Configure PORTB
                        ; digital
MOVLW     B'00000011' ; Analog I/O config
                        ; data
MOVWF     ANSEL    ; Configure PORTB
                        ; analog

```

The RB0 pin can be configured as:

- Digital I/O
- ADC/Comparator Analog Input (AN4)
- External Interrupt (INT)
- Voltage Reference Output (VR)

When the pin is used as an analog I/O, the ANSEL register must have bit 4 set to configure the RB0 pin as an analog input.

Pin RB1 is multiplexed with two analog functions: ADC/Comparator Analog Input AN5, and the output of the DAC. When the pin is used as an analog I/O, the ANSEL register must have bit 5 set to configure the RB1 pin as an analog I/O.

Pin RB2 is multiplexed with the analog function ADC/Comparator Input AN6. When the pin is used as an analog input, the ANSEL register must have bit 6 to select the Analog mode for the pin.

The RB3 pin is multiplexed with two analog functions: ADC/Comparator Analog Input AN7, and the output of the OPA module. When the pin is used as analog I/O, the ANSEL register must have bit 7 set to select the Analog mode of the pin.

Pins RB<7:6> are multiplexed with the outputs of the two on-board comparators, the outputs of the PSMC module, and the clock gate input for Timer1. Note, when enabled, these peripherals override the PORTB data register; however, TRISB retains control of output drivers. Therefore, TRISB<7:6> must be programmed appropriately for Comparator and PSMC outputs to operate.

### 3.3.1 PORTB WEAK PULL-UP


Each of the PORTB pins has an internal weak pull-up resistance, which can be individually enabled from the WPUB register. A single global enable bit, RBPU (OPTION\_REG<7>), can turn on/off all of the selected pull-ups. Clearing the RBPU bit (OPTION\_REG<7>) enables the weak pull-up resistors (see Register 3-2). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

### 3.3.2 PORTB INTERRUPT-ON-CHANGE

Each of the PORTB pins, if configured as input, has the ability to generate an interrupt-on-change. To enable the interrupt-on-change feature, the corresponding bit must be set in the IOCB register (see Register 3-3). The RBIE bit in the INTCON register functions as a global enable bit to turn on/off the interrupt-on-change feature. The selected inputs are compared to the old value latched on the last read of PORTB. The "mismatch" outputs are OR-ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).


The IOCB interrupt can also awaken the device from SLEEP. The user, in the Interrupt Service Routine, must clear the interrupt in the following manner:

- A read or write to PORTB. This copies the current state into the latch and ends the mismatch condition.
- Clear flag bit RBIF.



# PIC16C781/782

**FIGURE 3-14: BLOCK DIAGRAM OF RB5 PIN**



| TRISB<5> | FUNCTION    | PORTB<5> READ |
|----------|-------------|---------------|
| 0        | Digital Out | Pin           |
| 1        | Digital In  | Pin           |

## 6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- External enable input ( $\overline{\text{T1G}}$  pin with TMR1GE bit = 1)
- Option for Timer1 to use LP oscillator if device is configured to use INTRC w/o CLKOUT

Timer1 Control register (T1CON) is shown in Register 6-1.

Figure 6-2 is a simplified block diagram of the Timer1 module.

### 6.1 Timer1 Operation

Timer1 can operate in one of three modes:

1. 16-bit timer with prescaler.
2. 16-bit synchronous counter.
3. 16-bit asynchronous counter.

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI (RA6/OSC2/CLKOUT/T1CKI). In addition, the Counter mode clock can be synchronized to the microcontroller clock or run asynchronously.

In Counter and Timer modes, the counter/timer clock can be gated by the  $\overline{\text{T1G}}$  input.

If an external clock oscillator is needed (and the microcontroller is using INTRC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

**Note 1:** In Counter mode, the counter increments on the rising edge of the clock.

### EXAMPLE 6-1: TIMER1 INITIALIZATION

```

;* This code block will configure Timer1 for
;* Polling, Ext gate of int clk (Fosc/4), &
;* 1:1 prescaler.
;*
;* Wait for TMR1 overflow code included
;*
BANKSEL  TMR1L          ; Select Bank 0
CLRFB    TMR1L          ; Clear TMR1 LSB
CLRFB    TMR1H          ; Clear TMR1 MSB
MOVLW    B'01000000'    ; Gate, Ps 1:1
MOVWF    T1CON           ; Int clk
BSF      T1CON,TMR1ON    ; Enable timer

```

```

;*****
;* Wait for TMR1 overflow

```

```

T1_OVFL_WAIT
BANKSEL  PIR1           ; Select Bank 0
T1_WAIT  ;
TBFSS    PIR1,TMR1IF    ; Overflow?
GOTO     T1_WAIT        ; If 0, again

BCF      PIR1,TMR1IF    ; Clear flag

```

## 6.3 Timer1 Oscillator for the PIC16C781/782

When the microcontroller is using INTRC w/o CLKOUT, Timer1 can enable and use the LP oscillator as the Timer1 oscillator. When enabled, Timer1 oscillator operation is solely controlled by the T1OSCEN bit. The oscillator will operate independently of the TMR1ON bit, allowing the programmer to start and stop the Timer/Counter using the TMR1ON bit. The oscillator will also operate during SLEEP, allowing continuous timekeeping with Timer1. The electrical requirements for the LP oscillator, when used as the Timer1 oscillator, are the same as when the oscillator is used in LP mode.

**Note:** The oscillator requires a startup and stabilization time before use. Therefore, T1OSCEN should be set, and a suitable delay observed, prior to enabling Timer1 (see Section 14.2).

## 6.4 Timer1 Interrupt

The TMR1 register pair (TMR1H and TMR1L) increments from 0000h to FFFFh and then rolls over to 0000h. When Timer1 rolls over, the TMR1IF bit (PIR1<0>) is set. To enable an interrupt, the TMR1IE bit (PIE1<0>), the GIE (INTCON<7>) and the PEIE bit (INTCON<6>) must be set prior to rollover. To clear the interrupt, the TMR1IF must be cleared by software prior to re-enabling interrupts.

**Note:** When enabling the Timer1 interrupt, the user should clear both TMR1 registers and the TMR1IF prior to enabling interrupts.

## 6.5 Effects of RESET

Only POR and BOR Resets clear T1CON, disabling Timer1. All other RESETS do not affect Timer1.

**TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1**

| Address | Name   | Bit 7  | Bit 6  | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1  | Bit 0  | Value on:<br>POR,<br>BOR | Value on<br>all other<br>RESETS |
|---------|--------|--|--------|---------|---------|---------|--------|--------|--------|--------------------------|---------------------------------|
| 0Bh     | INTCON | GIE  | PEIE   | T0IE    | INTE    | RBIE    | T0IF   | INTF   | RBIF   | 0000 000X                | 0000 000u                       |
| 0Ch     | PIR1   | LVDIF  | ADIF   | C2IF    | C1IF    | —       | —      | —      | TMRIF  | 0000 ---0                | 0000 ---0                       |
| 8Ch     | PIE1   | LVDIE  | ADIE   | C2IE    | C1IE    | —       | —      | —      | TMRIE  | 0000 ---0                | 0000 ---0                       |
| 0Eh     | TMR1L  | Least Significant Byte of the 16-bit TMR1 Register |        |         |         |         |        |        |        | xxxx xxxx                | uuuu uuuu                       |
| 0Fh     | TMR1H  | Most Significant Byte of the 16-bit TMR1 Register  |        |         |         |         |        |        |        | xxxx xxxx                | uuuu uuuu                       |
| 10h     | T1CON  | —  | TMR1GE | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | -000 0000                | -uuu uuuu                       |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Timer1.

# PIC16C781/782

---

NOTES:



# PIC16C781/782

---

NOTES:

## 9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The 8-bit ADC module, shown in Figure 9-1, has 10 inputs in the PIC16C781/782:

- 8 external channels, AN<7:0> (RA<3:0> and RB<3:0>)
- 2 internal channels, VR and VDACC

The ADC allows conversion of an analog input signal to a corresponding 8-bit digital value. The desired channel is connected to a Sample-and-Hold by the input multiplexers. The output of the Sample-and-Hold cap-


tures a snapshot of the voltage and holds it for the ADC. The ADC then generates the 8-bit result via successive approximation.

The analog reference voltage (ADCREF) is software selectable from the following options:

- The analog positive supply: AVDD
- The reference input for Comparator C1: VREF1
- The Voltage Reference module output: VR
- The DAC Converter module output: VDACC

The ADC has the unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the ADC conversion clock must be derived from the ADC's dedicated internal RC oscillator.

**FIGURE 9-1: ADC MODULE BLOCK DIAGRAM**



# PIC16C781/782

## 9.1 Control Registers

The ADC module has three registers. These registers are:

- ADC Result Register: ADRES
- ADC Control Register 0: ADCON0
- ADC Control Register 1: ADCON1

The ADCON0 register, shown in Register 9-1, controls the operations and input channel selection for the ADC module. The ADCON1 register, shown in Register 9-3, selects the voltage reference used by the ADC module. The ADRES register, shown in Register 9-2, holds the 8-bit result of the conversion.

Additional information on using the ADC module can be found in the PIC Mid-Range MCU Family Reference Manual (DS33023) and in Application Note AN546 (DS00546).

### 9.1.1 ADCON0 REGISTER

The ADCON0 register, shown in Register 9-1, controls the following:

- Clock source and prescaler
- Input channel
- Conversion start/stop
- Enabling of the ADC module

Setting the ADON bit, ADON0<0>, enables the ADC module. Clearing ADON disables the module and terminates any conversion in process.

The ADCS<1:0> bits (ADCON0<7:6>) determine the clock source used by the ADC module.

The CHS<3:0> bits (ADCON0<5:3,1>) determine the input channel to the ADC module. CHS<3> specifically determines whether the source is internal or external.

Setting the GO/DONE bit (ADCON0<2>) initiates the conversion process. The ADC clears this bit at the completion of the conversion process.

### REGISTER 9-1: ADC CONTROL REGISTER 0 (ADCON0: 1Fh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/S-0   | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-------|---------|-------|-------|
| ADCS1 | ADCS0 | CHS2  | CHS1  | CHS0  | GO/DONE | CHS3  | ADON  |
| bit 7 |       |       |       |       |         | bit 0 |       |

bit 7-6 **ADCS<1:0>**: ADC Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = ADRC (clock derived from a dedicated RC oscillator)

bit 5-3 **CHS<2:0>**: Analog Channel Select bits (select which channel to convert)

If CHS3 = 0:

000 = channel 0 (AN0)

001 = channel 1 (AN1)

010 = channel 2 (AN2)

011 = channel 3 (AN3)

100 = channel 4 (AN4)

101 = channel 5 (AN5)

110 = channel 6 (AN6)

111 = channel 7 (AN7)

If CHS3 = 1:

000 = VR

001 = VDAC

010 = Reserved. Do not use.

011 = Reserved. Do not use.

100 = Reserved. Do not use.

101 = Reserved. Do not use.

110 = Reserved. Do not use.

111 = Reserved. Do not use.

bit 2 **GO/DONE**: ADC Conversion Status bit

1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle.

0 = ADC conversion is not in progress (this bit is cleared by hardware when conversion is complete)

bit 1 **CHS3**: Analog Channel Select bit

1 = Internal channel selected for conversion

0 = External channel selected for conversion

bit 0 **ADON**: ADC On bit

1 = ADC enabled

0 = ADC disabled

Legend:

S = Settable bit

R = Readable bit

- n = Value at POR

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

# PIC16C781/782

## REGISTER 11-1: OPAMP CONTROL REGISTER (OPACON: 11Ch)

| R/W-0 | R/W-0  | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|-------|--------|-----|-----|-----|-----|-----|-------|
| OPAON | COMPEN | —   | —   | —   | —   | —   | GBWP  |
| bit 7 |        |     |     |     |     |     | bit 0 |

- bit 7 **OPAON:** OPAMP Enable bit  
 1 = OPAMP is enabled  
 0 = OPAMP is disabled
- bit 6 **COMPEN:** Comparator Mode Enable bit  
 1 = Comparator mode  
 0 = OPAMP mode
- bit 5-1 **Unimplemented:** Read as '0'
- bit 0 **GBWP:** Gain Bandwidth Product Select bits  
 1 = 2 MHz typ. (fast mode)  
 0 = 70 kHz typ. (slow mode)

|                    |                  |                                    |                    |
|--------------------|------------------|------------------------------------|--------------------|
| Legend:            |                  |                                    |                    |
| R = Readable bit   | W = Writable bit | U = Unimplemented bit, read as '0' |                    |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |

### 11.1.2 CALCON REGISTER

The Automatic Calibration Module (ACM) is an internal state machine which performs an input offset voltage calibration (trim) on the OPA module (see Figure 11-2). Calibration is initiated by setting the CAL bit (CALCON<7>). Upon completion of the calibration sequence, the ACM will clear the CAL bit.


If a problem arises in the calibration process, the CALERR flag (CALCON<6>) will be set to indicate the failure to calibrate.

Setting CALREF (CALCON<5>) forces calibration at a common mode voltage specified by the output of the DAC module. The DAC module must be enabled prior to calibration. Clearing CALREF will perform the calibration with a common mode voltage of 1.2V. The output pin floats during calibration.


- Note 1:** Auto Calibration must be performed while the module is configured as an OPAMP (COMPEN = 0). Performing Auto Calibration function in the Comparator mode may yield unpredictable results.
- 2:** If the internal 1.2V reference is used for the common mode voltage during Auto Calibration, CALREF = 0 (CALCON<5>), a delay for reference stabilization must be observed before start of calibration.
- 3:** The OPA module shares pins with the ADC module. Performing ADC conversions on the OPA+ or OPA- pins may affect OPAMP stability.
- 4:** When using the DAC as a reference for calibration, CALREF = 1 (CALCON<5>), the VDAC voltage must be within the specified common mode voltage for the OPAMP.

# PIC16C781/782

**FIGURE 12-1: COMPARATOR C1 SIMPLIFIED BLOCK DIAGRAM**



**FIGURE 12-2: COMPARATOR C2 SIMPLIFIED BLOCK DIAGRAM**



## 12.2 Comparator Configuration


The following examples show the use of the Comparator module in:

- A simple voltage comparator configuration synchronized to the Timer 1 clock input.
- A comparator input to the PSMC with a programmable DAC reference.
- A low power window comparator configuration with interrupt-on-change.

### 12.2.1 EXAMPLE: C2 SYNCHRONIZED TO T1CKI

In this example, Comparator C2 is configured as a normal voltage comparator synchronized to the T1CKI input. A block diagram of the comparator with external connections is shown in Figure 12-2.

**FIGURE 12-3: COMPARATOR C2 CONFIGURATION WITH OUTPUT SYNCHRONIZED TO T1CKI**



### EXAMPLE 12-1: C2 CONFIGURATION PROGRAM

```

; * This code block will configure C2
; * for normal speed and output polarity,
; * input on AN6, Reference from VREF2, and
; * output synchronization to TMR1 clock.
; *
BANKSEL TRISA           ; Select Bank 1
BSF    TRISA,RA2        ; RA2 as input
BSF    TRISA,RA6        ; RA6 as input
BSF    TRISB,RB2        ; RB2 as input

BSF    ANSEL,AN2        ; AN2 as analog
BSF    ANSEL,AN6        ; AN6 as analog

BANKSEL CM2CON0         ; Select Bank 2
MOVLW  B'10001010'     ; Set C2; no out
MOVWF  CM2CON0          ; VREF2, AN6

BSF    CM2CON1,C2SYNC   ; CLK sync
    
```

### 12.2.2 EXAMPLE: C1 INPUT TO PSMC W/ DAC AS REFERENCE

In this example, Comparator C1 is configured as a non-inverting normal speed voltage comparator input to the PSMC, with a programmable reference voltage. A block diagram of the comparator with external connections is shown in Figure 12-3.

## 13.3.2 EXAMPLE BUCK LC SWITCHING POWER SUPPLY

In this example, the PSMC controls the buck configuration switching power supply in Figure 13-6.

The PSMC is configured as a typical PWM, current mode, switching power supply controller. The inner current feedback loops consist of:

- PSMC
- 2 MOSFET drivers
- Power MOSFETs Q1 and Q2
- Inductors L1 and L2
- Current transformer
- Comparator C1/C2

The outer voltage feedback loop consists of:

- Diodes D1, D2, D3, and D4
- CMAIN
- OPAMP feedback filter
- DAC reference

The circuit uses two feedback loops, an inner current control loop, and an outer voltage loop. The inner loop is further divided into two channels, Q1/L1, and Q2/L2. The PSMC operates a PWM output, alternately driving Q1 for a cycle, then driving Q2 the next. During the active phase of either output pulse, the inner loop builds up a current flow in the output's inductor, proportional to the error voltage received from the OPAMP. The current flow in the inductor begins the charging of CMAIN. When the voltage (proportional to the current flow in the inductor) exceeds the error voltage:

- The comparator resets the PSMC output
- The MOSFET is turned off
- The flyback diode forward biases
- The inductor discharges into CMAIN for the remainder of the period.

The outer voltage loop monitors the output voltage across CMAIN via R1/R2. The reference voltage from the DAC is subtracted from the feedback voltage to generate the raw error voltage. The raw error voltage is then filtered by the OPAMP and routed to Comparator C1 in the inner current loop.

In using two alternating outputs, the outputs are limited to less than 50% duty cycle. As a result, the circuit avoids the problems associated with instability at duty cycles of >50%.

For more information concerning the design of switching power supplies, refer to:

*Switching Power Supply Design*, by Abraham I. Pressman, published by McGraw Hill (ISBN 0-07-052236-7).

|              |  |
|--------------|--|
| <b>Note:</b> | Following RESET, both the PSMC1A and PSMC1B outputs are held tri-state until the PSMC is configured. Driver circuitry for all power MOSFET transistors must have a resistor bias to turn off the transistor in the event of tri-state conditions on either output to prevent undo stress on the MOSFET's and their associated circuitry. |
|--------------|--|

# PIC16C781/782

| <b>MOVF</b>      | <b>Move f</b>   |
|------------------|---|
| Syntax:          | [ <i>label</i> ] MOVF f,d   |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$  |
| Operation:       | $(f) \rightarrow (\text{destination})$  |
| Status Affected: | Z   |
| Description:     | The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected. |

| <b>MOVLW</b>     | <b>Move Literal to W</b>   |
|------------------|--|
| Syntax:          | [ <i>label</i> ] MOVLW k   |
| Operands:        | $0 \leq k \leq 255$  |
| Operation:       | $k \rightarrow (W)$  |
| Status Affected: | None   |
| Description:     | The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's. |

| <b>MOVWF</b>     | <b>Move W to f</b>                         |
|------------------|--|
| Syntax:          | [ <i>label</i> ] MOVWF f                   |
| Operands:        | $0 \leq f \leq 127$                        |
| Operation:       | $(W) \rightarrow (f)$                      |
| Status Affected: | None                                       |
| Description:     | Move data from W register to register 'f'. |


| <b>NOP</b>       | <b>No Operation</b>  |
|------------------|----------------------|
| Syntax:          | [ <i>label</i> ] NOP |
| Operands:        | None                 |
| Operation:       | No operation         |
| Status Affected: | None                 |
| Description:     | No operation.        |

| <b>RETIE</b>     | <b>Return from Interrupt</b>                  |
|------------------|---|
| Syntax:          | [ <i>label</i> ] RETIE                        |
| Operands:        | None  |
| Operation:       | $TOS \rightarrow PC$ ,<br>$1 \rightarrow GIE$ |
| Status Affected: | None  |

| <b>RETLW</b>     | <b>Return with Literal in W</b>   |
|------------------|---|
| Syntax:          | [ <i>label</i> ] RETLW k  |
| Operands:        | $0 \leq k \leq 255$   |
| Operation:       | $k \rightarrow (W)$ ;<br>$TOS \rightarrow PC$   |
| Status Affected: | None  |
| Description:     | The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. |


| <b>RETURN</b>    | <b>Return from Subroutine</b>  |
|------------------|--|
| Syntax:          | [ <i>label</i> ] RETURN  |
| Operands:        | None   |
| Operation:       | $TOS \rightarrow PC$   |
| Status Affected: | None   |
| Description:     | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction. |

| <b>RLF</b>       | <b>Rotate Left f through Carry</b>  |
|------------------|---|
| Syntax:          | [ <i>label</i> ] RLF f,d  |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$  |
| Operation:       | See description below   |
| Status Affected: | C   |
| Description:     | The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. |





**FIGURE 17-5: EXTERNAL CLOCK TIMING**



**TABLE 17-4: EXTERNAL CLOCK TIMING REQUIREMENTS**

| Parameter No. | Sym        | Characteristic                             | Min | Typ† | Max    | Units | Conditions                     |
|---------------|------------|--|-----|------|--------|-------|--------------------------------|
| 1A            | FOSC       | External CLKIN Frequency <sup>(1)</sup>    | DC  | —    | 4      | MHz   | XT osc mode                    |
|               |            |  | DC  | —    | 20     | MHz   | EC osc mode                    |
|               |            |  | DC  | —    | 20     | MHz   | HS osc mode                    |
|               |            |  | DC  | —    | 200    | kHz   | LP osc mode                    |
| 1             | TOSC       | Oscillator Frequency <sup>(1)</sup>        | 0.1 | —    | 4      | MHz   | XT osc mode                    |
|               |            |  | 4   | —    | 20     | MHz   | HS osc mode                    |
|               |            |  | 5   | —    | 200    | kHz   | LP osc mode                    |
|               |            |  | —   | —    | —      | —     | —                              |
| 1             | TOSC       | External CLKIN Period <sup>(1)</sup>       | 250 | —    | —      | ns    | XT and RC osc mode             |
|               |            |  | 50  | —    | —      | ns    | EC osc mode                    |
|               |            |  | 50  | —    | —      | ns    | HS osc mode                    |
|               |            |  | 5   | —    | —      | μs    | LP osc mode                    |
| 1             | TOSC       | Oscillator Period <sup>(1)</sup>           | 250 | —    | 10,000 | ns    | XT osc mode                    |
|               |            |  | 50  | —    | 250    | ns    | HS osc mode                    |
|               |            |  | 5   | —    | —      | μs    | LP osc mode                    |
|               |            |  | —   | —    | —      | —     | —                              |
| 2             | TCY        | Instruction Cycle Time <sup>(1)</sup>      | 200 | TCY  | DC     | ns    | TCY = 4/FOSC                   |
| 3*            | TOSL, TOSH | External Clock in (OSC1) High or Low Time  | 100 | —    | —      | ns    | XT oscillator                  |
|               |            |  | 2.5 | —    | —      | μs    | LP oscillator                  |
|               |            |  | 15  | —    | —      | ns    | HS oscillator<br>EC oscillator |
| 4*            | TOSR, TOSF | External Clock in (OSC1) Rise or Fall Time | —   | —    | 25     | ns    | XT oscillator                  |
|               |            |  | —   | —    | 50     | ns    | LP oscillator                  |
|               |            |  | —   | —    | 15     | ns    | HS oscillator                  |
|               |            |  | —   | —    | —      | —     | EC oscillator                  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

# PIC16C781/782

## 17.4 Operational Amplifier

**TABLE 17-8: DC CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)**

| DC CHARACTERISTICS |   |                                   | Standard Operating Conditions (unless otherwise stated):<br>V <sub>DD</sub> = 2.7V to 5.5V, T <sub>A</sub> = 25°C, V <sub>CM</sub> = V <sub>DD</sub> /2,<br>R <sub>L</sub> = 100 kΩ to V <sub>DD</sub> /2, and V <sub>OUT</sub> ~ V <sub>DD</sub> /2<br>Operating Temperature -40°C to +85°C for Industrial |         |                           |          |  |
|--------------------|---|-----------------------------------|---|---------|---------------------------|----------|--|
| Param No.          | Parameters  | Symbol                            | Min   | Typ     | Max                       | Units    | Conditions   |
|                    | <b>Input Offset Voltage</b><br>Input Offset Voltage                                   | V <sub>OS</sub>                   | TBD   | ±2      | TBD                       | mV       | Prior to Auto Calibration  |
|                    | <b>Input Offset Voltage</b><br>Input Offset Voltage                                   | V <sub>OS</sub>                   | TBD   | ±100    | TBD                       | μV       | Following Auto Calibration   |
|                    | <b>Input Current and Impedance</b><br>Input Bias Current<br>Input Offset Bias Current | I <sub>B</sub><br>I <sub>OS</sub> | -50<br>—  | —<br>±1 | +50<br>—                  | nA<br>pA | Following Auto Calibration   |
|                    | <b>Common Mode</b><br>Common Mode Input Range<br>Common Mode Rejection                | V <sub>CM</sub><br>CMR            | V <sub>SS</sub><br>TBD  | —<br>80 | V <sub>DD</sub> -1.4<br>— | V<br>dB  | Following Auto Calibration<br>V <sub>DD</sub> = 5 V<br>V <sub>CM</sub> = V <sub>DD</sub> /2, Frequency = DC  |
|                    | <b>Open Loop Gain</b><br>DC Open Loop Gain  | A <sub>OL</sub>                   | —   | 90      | —                         | dB       | GBWP = 1 following Auto Calibration<br>R <sub>L</sub> = 25 kΩ connected to V <sub>DD</sub> /2,<br>50 mV < V <sub>OUT</sub> < V <sub>DD</sub> - 50 mV<br>R <sub>L</sub> = 5 kΩ connected to V <sub>DD</sub> /2,<br>100 mV < V <sub>OUT</sub> < V <sub>DD</sub> - 100 mV |
|                    | DC Open Loop Gain   | A <sub>OL</sub>                   | —   | 80      | —                         | dB       |  |
|                    | DC Open Loop Gain   | A <sub>OL</sub>                   | —   | TBD     | —                         | dB       | GBWP = 0 following Auto Calibration<br>R <sub>L</sub> = 50 kΩ connected to V <sub>DD</sub> /2,<br>50 mV < V <sub>OUT</sub> < V <sub>DD</sub> - 50 mV<br>R <sub>L</sub> = 100 kΩ connected to V <sub>DD</sub> /2,<br>50 mV < V <sub>OUT</sub> < V <sub>DD</sub> - 50 mV |
|                    | DC Open Loop Gain   | A <sub>OL</sub>                   | —   | TBD     | —                         | dB       |  |
|                    | <b>Output</b><br>Output Voltage Swing   | V <sub>OUT</sub>                  | V <sub>SS</sub> +0.1  | —       | V <sub>DD</sub> -0.1      | V        | GBWP = 1 Following Auto Calibration<br>R <sub>L</sub> = 5 kΩ connected to V <sub>DD</sub> /2<br>V <sub>DD</sub> = 5 V  |
|                    | Output Short Circuit Current  | I <sub>SC</sub>                   | —   | 25      | TBD                       | mA       |  |
|                    | <b>Power Supply</b><br>Power Supply Rejection   | PSR                               | —   | 80      | —                         | dB       | Following Auto Calibration   |
|                    | <b>Auto Calibration Reference</b>   | ACR                               | TBD   | 1.2     | TBD                       | V        | CALREF = 0   |

|  |          |
|--|----------|
| OPTION_REG Register                        |          |
| INTEDG Bit .....                           | 18       |
| PS Bits .....                              | 18, 52   |
| PSA Bit .....                              | 18, 52   |
| RBPU Bit .....                             | 18       |
| T0CS Bit .....                             | 18, 51   |
| T0SE Bit .....                             | 18, 51   |
| Oscillator Configuration .....             | 119      |
| CLKOUT .....                               | 120      |
| Dual Speed Operation for INTRC Modes ..... | 120      |
| EC .....                                   | 119, 123 |
| ER .....                                   | 119      |
| HS .....                                   | 119, 123 |
| INTRC .....                                | 119, 123 |
| LP .....                                   | 119, 123 |
| XT .....                                   | 119, 123 |
| Oscillator, WDT .....                      | 129      |
| Oscillators                                |          |
| RC, Block Diagram .....                    | 120      |
| OTP Program Memory Read .....              | 49       |
| <b>P</b>                                   |          |
| Package Marking Information .....          | 169      |
| Paging, Program Memory .....               | 23       |
| PCON Register .....                        | 123      |
| BOR Bit .....                              | 22       |
| OSCF Bit .....                             | 22       |
| POR Bit .....                              | 22       |
| WDTON Bit .....                            | 22       |
| PICDEM 1 Low Cost PIC MCU .....            | 143      |
| Demonstration Board .....                  | 143      |
| PICDEM 17 Demonstration Board .....        | 144      |
| PICDEM 2 Low Cost PIC16CXX .....           | 143      |
| Demonstration Board .....                  | 143      |
| PICDEM 3 Low Cost PIC16CXXX .....          | 144      |
| Demonstration Board .....                  | 144      |
| PICSTART Plus Entry Level .....            | 143      |
| Development Programmer .....               | 143      |
| Pin Functions                              |          |
| AVDD .....                                 | 9        |
| AVSS .....                                 | 9        |
| RA0/AN0/OPA+ .....                         | 8        |
| RA1/AN1/OPA- .....                         | 8        |
| RA2/AN2/VREF2 .....                        | 8        |
| RA3/AN3/VREF1 .....                        | 8        |
| RA4/T0CKI .....                            | 8        |
| RA5/MCLR/VPP .....                         | 8        |
| RA6/OSC2/CLKOUT/T1CKI .....                | 8        |
| RA7/OSC1/CLKIN .....                       | 8        |
| RB0/INT/AN4/Vr .....                       | 8        |
| RB1/AN5/VDAC .....                         | 8        |
| RB2/AN6 .....                              | 8        |
| RB3/AN7/OPA .....                          | 8        |
| RB4 .....                                  | 8        |
| RB5 .....                                  | 8        |
| RB6/C1/PSMC1A .....                        | 8        |
| RB7/C2/PSMC1B/T1G .....                    | 9        |
| VDD .....                                  | 9        |
| VSS .....                                  | 9        |
| Pinout Description                         |          |
| PIC16C781/782 .....                        | 8        |

|  |                         |
|--|-------------------------|
| PIR1 Register  |                         |
| ADIF Bit .....   | 21                      |
| C1IF Bit .....   | 21                      |
| C2IF Bit .....   | 21                      |
| LVDIF Bit .....  | 21                      |
| TMR1IF Bit .....   | 21                      |
| PLVD   |                         |
| DC Characteristics .....   | 163                     |
| PLVD Example .....   | 67                      |
| PMCON1 .....   | 47                      |
| PMDATH and PMDATL Registers .....  | 47                      |
| PMR  |                         |
| Associated Register Summary .....  | 50                      |
| Pointer, FSR .....   | 23                      |
| POR. See Power-on Reset  |                         |
| PORTA  |                         |
| Associated Register Summary .....  | 34                      |
| Initialization .....   | 26                      |
| PORTA and the TRISA Register .....   | 26                      |
| PORTB  |                         |
| Associated Register Summary .....  | 45                      |
| Initialization .....   | 35                      |
| Pull-up Enable (RBPU Bit) .....  | 18                      |
| RB0/INT Edge Select (INTEDG Bit) .....   | 18                      |
| RB0/INT Pin, External .....  | 128                     |
| RB7:RB0 Interrupt-on-Change Enable (RBIE Bit) .....                            | 129                     |
| RB7:RB4 Interrupt-on-Change (RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) ..... | 129                     |
| PORTB and the TRISB Register .....   | 35                      |
| PORTB Interrupt-on-Change .....  | 35                      |
| PORTB Weak Pull-up .....   | 35                      |
| Postscaler, WDT .....  | 52                      |
| Assignment (PSA Bit) .....   | 18, 52                  |
| Rate Select (PS Bits) .....  | 18, 52                  |
| Switching Between Timer0 and WDT .....   | 52                      |
| Power-down Mode. See SLEEP   |                         |
| Power-on Reset (POR) .....   | 117, 121, 122, 125, 126 |
| Oscillator Start-up Timer (OST) .....  | 117                     |
| Power Control (PCON) Register .....  | 123                     |
| Power-down (PD Bit) .....  | 17                      |
| Power-on Reset Circuit, External .....   | 122                     |
| Power-up Timer (PWRT) .....  | 117, 122                |
| Time-out (TO Bit) .....  | 17                      |
| Time-out Sequence .....  | 122                     |
| Time-out Sequence on Power-up .....  | 125, 127                |
| Prescaler, Timer0 .....  | 52                      |
| Assignment (PSA Bit) .....   | 18, 52                  |
| Rate Select (PS Bits) .....  | 18, 52                  |
| Switching Between Timer0 and WDT .....   | 52                      |
| Prescaler, Timer1  |                         |
| Select (T1CKPS1:T1CKPS0 Bits) .....  | 57                      |
| PRO MATE II Universal Device Programmer .....                                  | 143                     |
| Program .....  | 47                      |
| Program Counter  |                         |
| PCL Register .....   | 23                      |
| PCLATH Register .....  | 23, 129                 |
| Reset Conditions .....   | 125                     |
| Program Memory   |                         |
| Paging .....   | 23                      |
| Program Memory Map and Stack   |                         |
| PIC16C781 .....  | 11                      |
| PIC16C782 .....  | 11                      |
| Program Memory Organization .....  | 11                      |

# PIC16C781/782

|   |          |
|---|----------|
| Program Memory Read (PMR) .....                 | 47       |
| Program Memory Read Cycle Execution .....       | 50       |
| Programmable Brown-out Reset (PBOR) .....       | 121, 122 |
| Programmable Low Voltage Detect .....           |          |
| Module (PLVD).....                              | 63       |
| Control Register .....                          | 63       |
| Effects of a RESET .....                        | 67       |
| Operation .....                                 | 64       |
| Operation During SLEEP .....                    | 67       |
| Programmable Switch Mode Controller (PSMC)..... | 99       |
| Programming C1 for PSMC Feedback.....           | 96       |
| Programming, Device Instructions .....          | 133      |
| PSMC .....                                      |          |
| Associated Registers .....                      | 115      |
| Configuration.....                              | 107      |
| Control Registers .....                         | 104      |
| Effects of SLEEP and RESET.....                 | 115      |
| PSMC1A Operation in PSM Mode Using .....        |          |
| C1 Comparator Only .....                        | 102      |
| PSMC1A Output Sequence in PSM Mode .....        |          |
| Using C1 and C2 Comparators .....               | 103      |
| PSMC1A Output Sequence in PWM Mode .....        |          |
| Using C1 and C2 Comparators .....               | 101      |
| PSMC1A Output Sequence in PWM Mode .....        |          |
| Using C1 Comparator Only .....                  | 100      |
| PSMCCON0 Register .....                         | 104      |
| PSMCCON1 Register .....                         | 104      |
| Pulse Skip Modulation (PSM) .....               | 102      |
| Pulse Width Modulation (PWM) .....              | 99       |

## R

|   |     |
|---|-----|
| Read with Code Protect Set.....                     | 50  |
| Reading the EPROM Program Memory.....               | 49  |
| Registers .....                                     |     |
| ADC Control Register (ADCON1) .....                 | 71  |
| ADC Control Register 0 (ADCON0) .....               | 70  |
| ADC Result Register (ADRES) .....                   | 71  |
| Analog Select .....                                 | 25  |
| Calibration Control Register (CALCON) .....         | 85  |
| Comparator C1 Control Register0 .....               |     |
| (CM1CON0) .....                                     | 91  |
| Comparator C2 Control Register0 .....               |     |
| (CM2CON0) .....                                     | 93  |
| Comparator C2 Control Register1 .....               |     |
| (CM2CON1) .....                                     | 94  |
| Digital-to-Analog Converter Control Register0 ..... |     |
| (DACON).....  | 79  |
| Digital-to-Analog Converter Register (DAC) .....    | 79  |
| INTCON .....  | 19  |
| Interrupt-on-Change PORTB .....                     | 36  |
| OPAMP Control Register (OPACON).....                | 84  |
| OPTION_REG .....                                    | 18  |
| PCON.....   | 22  |
| PIE1 .....  | 20  |
| Program memory Address High (PMADRH).....           | 48  |
| Program Memory Address Low (PMADRL) .....           | 48  |
| Program memory Data High (PMDATH) .....             | 47  |
| Program Memory Data Low (PMDATL) .....              | 48  |
| Program Memory Read Control Register 1 .....        |     |
| (PMCON1) .....                                      | 47  |
| Programmable Low Voltage Detect Register .....      |     |
| (LVDCON) .....                                      | 66  |
| PSMC Control Register0 (PSMCCON0).....              | 105 |
| PSMC Control Register1 (PSMCCON1).....              | 106 |
| STATUS .....  | 17  |

|  |     |
|--|-----|
| Timer1 Control Register (T1CON) .....                  | 57  |
| Voltage Reference Control Register (REFCON).....       | 61  |
| Weak Pull-up PORTB .....                               | 36  |
| Registers Associated with VR.....                      | 61  |
| Registers/Bits Associated with ADC .....               | 77  |
| Reset .....  | 121 |
| Brown-out Reset (BOR). See Brown-out Reset (BOR) ..... |     |
| Power-on Reset (POR). See Power-on Reset (POR) .....   |     |
| Reset Conditions for PCON Register .....               | 125 |
| Reset Conditions for Program Counter.....              | 125 |
| Reset Conditions for STATUS Register.....              | 125 |
| WDT Reset. See Watchdog Timer (WDT) .....              |     |

## S

|   |                |
|---|----------------|
| Setting up the PLVD Module .....              | 65             |
| Single or Dual Output .....                   | 103            |
| SLEEP .....                                   | 117, 121, 131  |
| Slope Compensation .....                      | 103            |
| Slope Compensation (SC) Switch Operation..... | 103            |
| Software Simulator (MPLAB SIM) .....          | 142            |
| Special Features of the CPU .....             | 117            |
| Special Function Registers .....              | 13             |
| ADCON0 Register .....                         | 13             |
| ADCON1 Register .....                         | 14             |
| ADRES Register .....                          | 13             |
| ANSEL Register.....                           | 14             |
| CALCON Register .....                         | 15             |
| CM1CON0 Register.....                         | 15             |
| CM2CON0 Register.....                         | 15             |
| CM2CON1 Register.....                         | 15             |
| DAC Register.....                             | 15             |
| DACON0 Register .....                         | 15             |
| FSR Register .....                            | 13, 14, 16     |
| INDF Register.....                            | 13, 14, 15, 16 |
| INTCON Register.....                          | 13, 14, 15, 16 |
| IOCB Register.....                            | 14             |
| LVDCON Register.....                          | 14             |
| OPACON Register .....                         | 15             |
| OPTION_REG Register.....                      | 14, 16         |
| PCL Register .....                            | 13, 14, 15, 16 |
| PCLATH Register .....                         | 13, 14, 15, 16 |
| PCON Register .....                           | 14             |
| PIE1 Register .....                           | 14             |
| PIR1 Register .....                           | 13             |
| PMADRH Register.....                          | 15             |
| PMADRL Register .....                         | 15             |
| PMCON1 Register.....                          | 16             |
| PMDATH Register .....                         | 15             |
| PMDATL Register .....                         | 15             |
| PORTA Register .....                          | 13             |
| PORTB Register .....                          | 13, 15         |
| PSMCCON0 Register.....                        | 15             |
| PSMCCON1 Register .....                       | 15             |
| REFCON Register .....                         | 14             |
| STATUS Register.....                          | 13, 14, 15, 16 |
| Summary .....                                 | 13             |
| T1CON Register .....                          | 13             |
| TMR0 Register.....                            | 13, 15         |
| TMR1H Register.....                           | 13             |
| TMR1L Register.....                           | 13             |
| TRISA Register.....                           | 14             |
| TRISB Register.....                           | 14, 16         |
| WPUB Register.....                            | 14             |
| Stack.....                                    | 23             |
| STATUS Register .....                         | 129            |

|  |          |
|--|----------|
| C Bit .....  | 17       |
| DC Bit .....   | 17       |
| IRP Bit .....  | 17       |
| PD Bit .....   | 17       |
| RP Bits .....  | 17       |
| TO Bit .....   | 17       |
| Zero Bit .....   | 17       |
| <b>T</b>   |          |
| T1CON Register   |          |
| T1CKPS1:T1CKPS0 Bits .....   | 57       |
| T1OSCEN Bit .....  | 57       |
| TMR1CS Bit .....   | 57       |
| TMR1ON Bit .....   | 57       |
| TAD vs. Device Operating Frequencies .....                                   | 72       |
| Timer0 .....   | 51       |
| Associated Registers .....   | 53       |
| Clock Source Edge Select (T0SE Bit) .....                                    | 51       |
| Clock Source Select (T0CS Bit) .....   | 18, 51   |
| Overflow Flag (TOIF Bit) .....   | 129      |
| Overflow Interrupt .....   | 52, 129  |
| Prescaler. See Prescaler, Timer0   |          |
| Timer0 Module .....  | 51       |
| Timer0 Operation .....   | 51       |
| Timer1   |          |
| Associated Registers Summary .....   | 59       |
| Clock Source Select (TMR1CS Bit) .....                                       | 57       |
| Effects of a RESET .....   | 59       |
| Module On/Off (TMR1ON Bit) .....   | 57       |
| Oscillator Enable (T1OSCEN Bit) .....  | 57       |
| Timer1 Incrementing Edge .....   | 58       |
| Timer1 Initialization .....  | 55       |
| Timer1 Interrupt .....   | 59       |
| Timer1 Module Timer/Counter .....  | 55       |
| Timer1 Module with Gate Control .....  | 55       |
| Timer1 Operation .....   | 55       |
| Timer1 Oscillator for the PIC16C781/782 .....                                | 59       |
| Timing Diagrams  |          |
| ADC Conversion .....   | 165      |
| Brown-out Reset .....  | 154      |
| CLKOUT and I/O .....   | 152      |
| External Clock .....   | 153      |
| External Clock Timing .....  | 152      |
| RESET, Watchdog Timer, Oscillator Start-up Timer<br>and Power-up Timer ..... | 154      |
| Time-out Sequence on Power-up .....  | 125, 127 |
| Timer0 .....   | 156      |
| Timer0 and Timer1 External Clock .....                                       | 156      |
| Timer1 .....   | 156      |
| Wake-up from SLEEP via Interrupt .....                                       | 132      |
| TRISA, ANSEL, and Control Precedence .....                                   | 26       |
| TRISB, ANSEL, and Control Precedence .....                                   | 36       |
| Typical Low Voltage Detect Application .....                                 | 63       |

## V

|                                     |    |
|-------------------------------------|----|
| Voltage Reference Module            |    |
| Effects of a RESET .....            | 61 |
| Voltage Reference Module (VR) ..... | 61 |

## W

|  |               |
|--|---------------|
| W Register .....                       | 129           |
| Wake-up from SLEEP .....               | 117, 131      |
| Interrupts .....                       | 125, 126      |
| MCLR Reset .....                       | 126           |
| Timing Diagram .....                   | 132           |
| WDT Reset .....                        | 126           |
| Watchdog Timer                         |               |
| Associated Register Summary .....      | 130           |
| Watchdog Timer (WDT) .....             | 117, 129      |
| Enable (WDTE Bit) .....                | 129           |
| Postscaler. See Postscaler, WDT        |               |
| Programming Considerations .....       | 129           |
| RC Oscillator .....                    | 129           |
| Time-out Period .....                  | 129           |
| WDT Reset, Normal Operation .....      | 121, 125, 126 |
| WDT Reset, SLEEP .....                 | 125, 126      |
| Window Comparator with Interrupt ..... | 96            |
| WWW, On-Line Support .....             | 3             |