



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, IRSCI, SPI
Peripherals	LCD, LVD, POR, PWM
Number of I/O	40
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc908lk24cfq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Table of Contents

Data Sheet

## **Section 2. Memory Map**

2.1	Contents	.49
2.2	Introduction	.49
2.3	Unimplemented Memory Locations	. 49
2.4	Reserved Memory Locations	. 50
2.5	Input/Output (I/O) Section	.50
	Section 3. Random-Access Memory (RAM)	
3.1	Contents	. 67
3.2	Introduction	. 67
3.3	Functional Description	.67
	Section 4. FLASH Memory (FLASH)	
4.1	Contents	.69
4.2	Introduction	. 69
4.3	Functional Description	.70
4.4	FLASH Control Register	.71
4.5	FLASH Page Erase Operation	.72
4.6	FLASH Mass Erase Operation	.73
4.7	FLASH Program Operation	.74
4.8 4.8.1	FLASH Block Protection	
	Section 5. Configuration Registers (CONFIG)	
5.1	Contents	.79
5.2	Introduction	.79
5.3	Functional Description	.80
5.4	Configuration Register 1 (CONFIG1)	.81
5.5	Configuration Register 2 (CONFIG2)	.82
	MC68HC908LJ24/LK24 — Rev	. 2.1

Table of Contents Freescale Semiconductor



## Table of Contents

18.8 Port F
18.8.1 Port F Data Register (PTF)
18.8.2 Data Direction Register F (DDRF)
18.8.3 Port F LED Control Register (LEDF)399
Section 19. External Interrupt (IRQ)
19.1 Contents
19.2 Introduction
19.3 Features
19.4 Functional Description
19.4.1 IRQ Pin
19.5 IRQ Module During Break Interrupts
19.6 IRQ Status and Control Register (INTSCR)
Section 20. Keyboard Interrupt Module (KBI)
20.1 Contents
20.2 Introduction
20.3 Features
20.4 I/O Pins
20.5 Functional Description
20.5.1 Keyboard Initialization
20.6 Keyboard Interrupt Registers
20.6.1 Keyboard Status and Control Register412 20.6.2 Keyboard Interrupt Enable Register413
20.7 Low-Power Modes
20.7.1       Wait Mode
20.8 Keyboard Module During Break Interrupts

Data Sheet

MC68HC908LJ24/LK24 — Rev. 2.1



## Data Sheet — MC68HC908LJ24

# Section 1. General Description

## 1.1 Contents

1.2	Introduction
1.3	Features
1.4	MCU Block Diagram
1.5	Pin Assignments42
1.6 1.6.1	Pin Functions
1.6.2 1.6.3	Analog Power Supply Pin (V <sub>DDA</sub> )44 LCD Bias Voltage (V <sub>LCD</sub> )45
1.6.4 1.6.5	Oscillator Pins (OSC1 and OSC2)
1.6.6	External Interrupt Pin (IRQ)
1.6.7 1.6.8	External Filter Capacitor Pin (CGMXFC)
1.6.9	ADC Voltage Low Reference Pin (V <sub>REFL</sub> )
1.6.10 1.6.11	Port A Input/Output (I/O) Pins (PTA7–PTA0)
1.6.12	Port C I/O Pins (PTC7–PTC0)
1.6.13 1.6.14	<b>,</b>
1.6.15	Port F I/O Pins (PTF7–PTF0)47
1.6.16	LCD Backplane and Frontplane (BP0-BP2, BP3/FP0, FP1–FP10, FP27–FP32)

MC68HC908LJ24/LK24 — Rev. 2.1



## Memory Map

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$FE09	Reserved	Į	R	R	R	R	R	R	R	R
		Reset:			T	ı			ı	Г
\$FE0A	Reserved	Read: Write:	R	R	R	R	R	R	R	R
		Reset:								
\$FE0B	Reserved	Read: Write:	R	R	R	R	R	R	R	R
		Reset:								
\$FE0C	Break Address Register High (BRKH)		Bit 15	14	13	12	11	10	9	Bit 8
	(BRKH)	Reset:	0	0	0	0	0	0	0	0
\$FE0D	Break Address Register Low		Bit 7	6	5	4	3	2	1	Bit 0
	(BRKL)	Reset:	0	0	0	0	0	0	0	0
	Break Status and Control Register (BRKSCR)	Read:	I BRKE I BRKA	BBKA	0	0	0	0	0	0
\$FE0E		Write:		2						
		Reset:	0	0	0	0	0	0	0	0
	Low-Voltage Inhibit Status	Read:	LVIOUT	LVIIE	LVIIF	0	0	0	0	0
\$FE0F	Register	Write:		LVIIE		LVIIACK				
	(LVISR)	Reset:	0	0	0	0	0	0	0	0
\$FFCF	FLASH Block Protect Register	Read: Write:	BPR7	BPR6	BPR5	BPR4	BPR3	BPR2	BPR1	BPR0
	(FLBPR)#	Reset:	Unaffected by reset; \$FF when blank							
# Non-vo	# Non-volatile FLASH register; write by programming.									
		Read:				Low byte of	reset vector			
\$FFFF	COP Control Register (COPCTL)	Write:			Writing	clears COP	counter (an	y value)		
	(001 012)					Unaffected	d by reset			
	U = Unaffected		X = Indeter	minate		= Unimpler	mented	R	= Reserve	d

Figure 2-2. Control, Status, and Data Registers (Sheet 13 of 13)

Data Sheet

MC68HC908LJ24/LK24 — Rev. 2.1



#### 4.8.1 FLASH Block Protect Register

The FLASH block protect register (FLBPR) is implemented as a byte within the FLASH memory, and therefore can only be written during a programming sequence of the FLASH memory. The value in this register determines the starting location of the protected range within the FLASH memory.




Non-volatile FLASH register; write by programming.

Figure 4-4. FLASH Block Protect Register (FLBPR)

BPR[7:0] — FLASH Block Protect Bits

BPR[7:0] represent bits [14:7] of a 16-bit memory address. Bits [15:14] are logic 1's and bits [6:0] are logic 0's.



The resultant 16-bit address is used for specifying the start address of the FLASH memory for block protection. The FLASH is protected from this start address to the end of FLASH memory, at \$FFFF. With this mechanism, the protect start address can be \$XX00 or \$XX80 (at page boundaries — 128 bytes) within the FLASH memory.

Examples of protect start address is shown in **Table 4-1**:



### 5.4 Configuration Register 1 (CONFIG1)

The CONFIG1 register can be written once after each reset.




Figure 5-2. Configuration Register 1 (CONFIG1)

COPRS — COP Rate Select

COPRS selects the COP time-out period. Reset clears COPRS. (See Section 21. Computer Operating Properly (COP).)

1 = COP time out period =  $2^{13} - 2^4$  ICLK cycles

0 = COP time out period =  $2^{18} - 2^4$  ICLK cycles

LVISTOP — LVI Enable in Stop Mode

When the LVIPWRD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode. Reset clears LVISTOP. (See Section 22. Low-Voltage Inhibit (LVI).)

1 = LVI enabled during stop mode

0 = LVI disabled during stop mode

LVIRSTD — LVI Reset Disable

LVIRSTD disables the reset signal from the LVI module. (See Section 22. Low-Voltage Inhibit (LVI).)

1 = LVI module resets disabled

0 = LVI module resets enabled

LVIPWRD — LVI Power Disable Bit

LVIPWRD disables the LVI module. (See Section 22. Low-Voltage Inhibit (LVI).)

1 = LVI module power disabled

0 = LVI module power enabled



## Clock Generator Module (CGM)




Figure 8-1. CGM Block Diagram



#### 12.4 I/O Pins

Two RTC clock calibration pins are shared with standard port I/O pins.

**Table 12-1. Pin Name Conventions** 

RTC Generic Pin Name	Full MCU Pin Name	Pin Selected for RTC Function by Bits in RTCCOMR (\$0040)
CALIN	PTD0/SS/CALIN	AUTOCAL
CALOUT	PTD3/SPSCK/CALOUT <sup>(1)</sup>	OUTF[1:0}

#### Notes:

<sup>1.</sup> Do not enable the SPI function if the pin is used for RTC calibration.




Figure 12-1. RTC I/O Register Summary

MC68HC908LJ24/LK24 — Rev. 2.1



## 12.5 Functional Description

The RTC module provides clock indications in seconds, minutes, and hours; calendar indications in day-of-week, day-of-month, month, and year; with automatic adjustment for month and leap year. Reading the clock and calendar registers return the current time and date. Writing to these registers set the time and date, and the counters will continue to count from the new settings.

The alarm interrupt is set for the hour and minute. When the hour and minute counters matches the time set in the alarm hour and minute registers, the alarm flag is set. The alarm can be configured to generate a CPU interrupt request.

A 1/100 seconds chronograph counter is provided for timing applications. This counter can be independently enabled or disabled, and cleared at any time.

RTC module interrupts include the alarm interrupt and seven periodic interrupts from the clock and chronograph counters.

A frequency compensation mechanism is built into this RTC module to allow adjustments made to the RTC clock when a less accurate 32.768kHz crystal is used.

The 1-Hz clock that drives the clock and calendar could make use of the built-in compensation mechanism for crystal frequency error compensation so that the 1-Hz clock could be made more accurate than the frequency accuracy of the crystal that drive the module. The compensation value can be provided by application software or acquire automatically during calibration operation of the module.

Figure 12-2 shows the structure of the RTC module.



### Real Time Clock (RTC)

The mechanism uses the RTCWE[1:0] bits in the RTC calibration control register (RTCCOMR) in a state machine, which requires a bit-write sequence to disable the write-protection. A block diagram of the state machine is shown in **Figure 12-5**.




Figure 12-5. RTC Write Protect State Diagram

After a reset, the write-protect mechanism is disabled, allowing the user code to calibrate the RTC clock, set the time in the clock registers, and set the date in the calendar registers.

To enable write-protect after reset or write-protect is disabled execute the following code:

RTCWE1	EQU	1	;RTCWE1	bit
RTCWEO	EOU	0	;RTCWEO	bit

**Data Sheet** 

MC68HC908LJ24/LK24 — Rev. 2.1



### **Infrared Serial Communications**

The maximum percent difference between the receiver count and the transmitter count of a fast 9-bit character with no errors is

$$\left| \frac{170 - 176}{170} \right| \times 100 = 3.53\%$$

#### 13.7.3.6 Receiver Wakeup

So that the MCU can ignore transmissions intended only for other receivers in multiple-receiver systems, the receiver can be put into a standby state. Setting the receiver wakeup bit, RWU, in SCC2 puts the receiver into a standby state during which receiver interrupts are disabled.

Depending on the state of the WAKE bit in SCC1, either of two conditions on the RxD pin can bring the receiver out of the standby state:

- Address mark An address mark is a logic 1 in the most significant bit position of a received character. When the WAKE bit is set, an address mark wakes the receiver from the standby state by clearing the RWU bit. The address mark also sets the SCI receiver full bit, SCRF. Software can then compare the character containing the address mark to the user-defined address of the receiver. If they are the same, the receiver remains awake and processes the characters that follow. If they are not the same, software can set the RWU bit and put the receiver back into the standby state.
- Idle input line condition When the WAKE bit is clear, an idle character on the RxD pin wakes the receiver from the standby state by clearing the RWU bit. The idle character that wakes the receiver does not set the receiver idle bit, IDLE, or the SCI receiver full bit, SCRF. The idle line type bit, ILTY, determines whether the receiver begins counting logic 1s as idle character bits after the start bit or after the stop bit.

NOTE: Clearing the WAKE bit after the RxD pin has been idle may cause the receiver to wake up immediately.



#### 13.11.6 SCI Data Register

The SCI data register is the buffer between the internal data bus and the receive and transmit shift registers. Reset has no effect on data in the SCI data register.




Figure 13-18. SCI Data Register (SCDR)

R7/T7-R0/T0 — Receive/Transmit Data Bits

Reading the SCDR accesses the read-only received data bits, R7–R0. Writing to the SCDR writes the data to be transmitted, T7–T0. Reset has no effect on the SCDR.

**NOTE:** Do not use read/modify/write instructions on the SCI data register.



## Analog-to-Digital Converter (ADC)

## 16.5 Interrupts

When the AIEN bit is set, the ADC module is capable of generating a CPU interrupt after each ADC conversion. A CPU interrupt is generated if the COCO bit is at logic 0. The COCO bit is not used as a conversion complete flag when interrupts are enabled. The interrupt vector is defined in Table 2-1. Vector Addresses.

#### 16.6 Low-Power Modes

The STOP and WAIT instructions put the MCU in low powerconsumption standby modes.

#### 16.6.1 Wait Mode

The ADC continues normal operation in wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting the ADCH[4:0] bits to logic 1's before executing the WAIT instruction.

#### 16.6.2 Stop Mode

The ADC module is inactive after the execution of a STOP instruction. Any pending conversion is aborted. ADC conversions resume when the MCU exits stop mode. Allow one conversion cycle to stabilize the analog circuitry before attempting a new ADC conversion after exiting stop mode.

## 16.7 I/O Signals

The ADC module has ten channels, six channels are shared with port A and port B I/O pins; two channels are the ADC voltage reference inputs,  $V_{REFH}$  and  $V_{REFL}$ ; one channel is the  $V_{LCD}$  input; and one channel is the 1.2V bandgap reference voltage.



In left justified mode the ADRH holds the eight most significant bits (MSBs), and the ADRL holds the two least significant bits (LSBs), of the 10-bit result. The ADRH and ADRL are updated each time a single channel ADC conversion completes. Reading ADRH latches the contents of ADRL. Until ADRL is read all subsequent ADC results will be lost. (See Figure 16-7. ADRH and ADRL in Left Justified Mode.)

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	ADC Data Register High (ADRH)	Read:	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
\$003D		Write:	R	R	R	R	R	R	R	R
		Reset:	0	0	0	0	0	0	0	0
	ADC Data Register Low (ADRL)	Read:	AD1	AD0	0	0	0	0	0	0
\$003E		Write:	R	R	R	R	R	R	R	R
		Reset:	0	0	0	0	0	0	0	0

Figure 16-7. ADRH and ADRL in Left Justified Mode

In left justified sign mode the ADRH holds the eight MSBs with the MSB complemented, and the ADRL holds the two least significant bits (LSBs), of the 10-bit result. The ADRH and ADRL are updated each time a single channel ADC conversion completes. Reading ADRH latches the contents of ADRL. Until ADRL is read all subsequent ADC results will be lost. (See Figure 16-8. ADRH and ADRL in Left Justified Sign Data Mode.)

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	ADC Data Register High (ADRH)	Read:	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
\$003D		Write:	R	R	R	R	R	R	R	R
		Reset:	0	0	0	0	0	0	0	0
	ADC Data Register Low (ADRL)	Read:	AD1	AD0	0	0	0	0	0	0
\$003E		Write:	R	R	R	R	R	R	R	R
		Reset:	0	0	0	0	0	0	0	0

Figure 16-8. ADRH and ADRL in Left Justified Sign Data Mode



## Input/Output (I/O) Ports




Figure 18-4. Port A I/O Circuit

When DDRAx is a logic 1, reading address \$0000 reads the PTAx data latch. When DDRAx is a logic 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

Table 18-2 summarizes the operation of the port A pins.

**Table 18-2. Port A Pin Functions** 

DDRA	PTA Bit	I/O Pin Mode	Accesses to DDRA	Accesses to PTA			
Bit	FIABIL	I/O FIII WIOGE	Read/Write	Read	Write		
0	X <sup>(1)</sup>	Input, Hi-Z <sup>(2)</sup>	DDRA[7:0]	Pin	PTA[7:0] <sup>(3)</sup>		
1	Х	Output	DDRA[7:0]	PTA[7:0]	PTA[7:0]		

#### Notes:

- 1. X = don't care.
- 2. Hi-Z = high impedance.
- 3. Writing affects data register, but does not affect input.



#### 18.7.2 Data Direction Register E (DDRE)

Data direction register E determines whether each port E pin is an input or an output. Writing a logic 1 to a DDRE bit enables the output buffer for the corresponding port E pin; a logic 0 disables the output buffer.




Figure 18-17. Data Direction Register E (DDRE)

DDRE[7:0] — Data Direction Register E Bits

These read/write bits control port E data direction. Reset clears DDRE[7:0], configuring all port E pins as inputs.

- 1 = Corresponding port E pin configured as output
- 0 = Corresponding port E pin configured as input

**NOTE:** Avoid glitches on port E pins by writing to the port E data register before changing data direction register E bits from 0 to 1. **Figure 18-18** shows the port E I/O logic.




Figure 18-18. Port E I/O Circuit



## Section 21. Computer Operating Properly (COP)

#### 21.1 Contents

21.2 Introduction
21.3 Functional Description
21.4 I/O Signals
21.4.1 ICLK
21.4.2 STOP Instruction
21.4.3 COPCTL Write
21.4.4 Power-On Reset
21.4.5 Internal Reset
21.4.6 Reset Vector Fetch
21.4.7 COPD (COP Disable)
21.4.8 COPRS (COP Rate Select)
21.5 COP Control Register
21.6 Interrupts419
21.7 Monitor Mode
21.8 Low-Power Modes       .419         21.8.1 Wait Mode       .420         21.8.2 Stop Mode       .420
21.9 COP Module During Break Mode

## 21.2 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the configuration register 1 (CONFIG1).

MC68HC908LJ24/LK24 — Rev. 2.1



### 21.5 COP Control Register

The COP control register is located at address \$FFFF and overlaps the reset vector. Writing any value to \$FFFF clears the COP counter and starts a new timeout period. Reading location \$FFFF returns the low byte of the reset vector.




Figure 21-3. COP Control Register (COPCTL)

## 21.6 Interrupts

The COP does not generate CPU interrupt requests.

#### 21.7 Monitor Mode

When monitor mode is entered with  $V_{TST}$  on the  $\overline{IRQ}$  pin, the COP is disabled as long as  $V_{TST}$  remains on the  $\overline{IRQ}$  pin or the  $\overline{RST}$  pin. When monitor mode is entered by having blank reset vectors and not having  $V_{TST}$  on the  $\overline{IRQ}$  pin, the COP is automatically disabled until a POR occurs.

#### 21.8 Low-Power Modes

The WAIT and STOP instructions put the MCU in low powerconsumption standby modes.



#### 23.5.2 Stop Mode

A break interrupt causes exit from stop mode and sets the SBSW bit in the break status register.

### 23.6 Break Module Registers

These registers control and monitor operation of the break module:

- Break status and control register (BRKSCR)
- Break address register high (BRKH)
- Break address register low (BRKL)
- SIM break status register (SBSR)
- SIM break flag control register (SBFCR)

#### 23.6.1 Break Status and Control Register

The break status and control register (BRKSCR) contains break module enable and status bits.




Figure 23-3. Break Status and Control Register (BRKSCR)

BRKE — Break Enable Bit

This read/write bit enables breaks on break address register matches. Clear BRKE by writing a logic 0 to bit 7. Reset clears the BRKE bit.

- 1 = Breaks enabled on 16-bit address match
- 0 = Breaks disabled on 16-bit address match

MC68HC908LJ24/LK24 — Rev. 2.1





# Section 24. Electrical Specifications

### 24.1 Contents

24.2	Introduction
24.3	Absolute Maximum Ratings
24.4	Functional Operating Range437
24.5	Thermal Characteristics
24.6	5V DC Electrical Characteristics
24.7	3.3 V DC Electrical Characteristics
24.8	5V Control Timing
24.9	3.3 V Control Timing
24.10	5V Oscillator Characteristics
24.11	3.3 V Oscillator Characteristics
24.12	5V ADC Electrical Characteristics
24.13	3.3V ADC Electrical Characteristics
24.14	Timer Interface Module Characteristics
24.15	CGM Electrical Specifications
24.16	5V SPI Characteristics
24.17	3.3V SPI Characteristics
24.18	FLASH Memory Characteristics

## 24.2 Introduction

This section contains electrical and timing specifications.

MC68HC908LJ24/LK24 — Rev. 2.1