# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ST10
Core Size	16-Bit
Speed	40MHz
Connectivity	ASC, CANbus, EBI/EMI, SSC
Peripherals	POR, PWM, WDT
Number of I/O	143
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	18K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 32x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BGA
Supplier Device Package	208-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st10f280-q3tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1 Description

The ST10F280 is a new derivative of the STMicroelectronics<sup>®</sup> ST10 family of 16-bit singlechip CMOS microcontrollers. It combines high CPU performance (up to 20 million instructions per second) with high peripheral functionality and enhanced I/O-capabilities. It also provides on-chip high-speed single voltage FLASH memory, on-chip high-speed RAM, and clock generation via PLL.

ST10F280 is processed in  $0.35\mu m$  CMOS technology. The MCU core and the logic is supplied with a 5V to 3.3V on chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V.

The device is upward compatible with the ST10F269 device, with the following set of differences:

- Two supply pins (DC1,DC2) on the PBGA-208 package are used for decoupling the internally generated 3.3V core logic supply. Do not connect these two pins to 5.0V external supply. Instead, these pins should be connected to a decoupling capacitor (ceramic type, value ≥ 330nF).
- The A/D Converter characteristics stay identical but 16 new input channel are added. A bit in a new register (XADCMUX) control the multiplexage between the first block of 16 channel (on Port5) and the second block (on XPort10). The conversion result registers stay identical and the software management can determine the block in use. A new dedicated timer controls now the ADC channel injection mode on the input CC31 (P7.7). The output of this timer is visible on a dedicated pin (XADCINJ) to emulate this new functionality.
- A second XPWM peripheral (4 new channels) is added. Four dedicated pins are reserved for the outputs (XPWM[0:3])
- A new general purpose I/O port named XPORT9 (16 bits) is added. Due to the bit addressing management, it will be different from other standard general purpose I/O ports.



Symbol	Ball number	Туре	ype Function									
		I/O	Port 2 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). The following Port 2 pins also serve for alternate functions:									
	Τ7	T7 I/O P2.0 CC0IO CAPCOM: CC0 Capture Input / Compare										
	P8	I/O	P2.1 CC1IO CAPCOM: CC1 Capture Input / Compare Output									
	R8	I/O	P2.2 CC2IO CAPCOM: CC2 Capture Input / Compare Output									
	Т8	I/O	P2.3 CC3IO CAPCOM: CC3 Capture Input / Compare Output									
	Т9	I/O	P2.4 CC4IO CAPCOM: CC4 Capture Input / Compare Output									
	P9	I/O	P2.5 CC5IO CAPCOM: CC5 Capture Input / Compare Output									
	R9	I/O	P2.6 CC6IO CAPCOM: CC6 Capture Input / Compare Output									
	U9	I/O	P2.7 CC7IO CAPCOM: CC7 Capture Input / Compare Output									
P2.0 – P2.15	T10	I/O I	P2.8 CC8IO CAPCOM: CC8 Capture Input / Compare Output, EX0IN Fast External Interrupt 0 Input									
	R10	I/O I	P2.9 CC9IO CAPCOM: CC9 Capture Input / Compare Output, EX1IN Fast External Interrupt 1 Input									
	P10	I/O I	P2.10 CC10IO CAPCOM: CC10 Capture Input / Compare Output, EX2IN Fast External Interrupt 2 Input									
	T11	I/O I	P2.11 CC11IO CAPCOM: CC11 Capture Input / Compare Output, EX3IN Fast External Interrupt 3 Input									
	R11	I/O I	P2.12 CC12IO CAPCOM: CC12 Capture Input / Compare Output, EX4IN Fast External Interrupt 4 Input									
	U12	I/O I	P2.13 CC13IO CAPCOM: CC13 Capture Input / Compare Output, EX5IN Fast External Interrupt 5 Input									
	P11	I/O I	P2.14 CC14IO CAPCOM: CC14 Capture Input / Compare Output, EX6IN Fast External Interrupt 6 Input									
	T12	I/O I I	P2.15 CC15IO CAPCOM: CC15 Capture Input / Compare Output, EX7IN Fast External Interrupt 7 Input T7IN CAPCOM2 Timer T7 Count Input									

 Table 1.
 Ball description (continued)





Block	Addresses (segment 0)	Addresses (segment 1)	Size (Kbyte)
0	00'0000h to 00'3FFFh	01'0000h to 01'3FFFh	16
1	00'4000h to 00'5FFFh	01'4000h to 01'5FFFh	8
2	00'6000h to 00'7FFFh	01'6000h to 01'7FFFh	8
3	01'8000h to 01'FFFFh	01'8000h to 01'FFFFh	32
4	02'0000h to 02'FFFFh	02'0000h to 02'FFFFh	64
5	03'0000h to 03'FFFFh	03'0000h to 03'FFFFh	64
6	04'0000h to 04'FFFFh	04'0000h to 04'FFFFh	64
7	05'0000h to 05'FFFFh	05'0000h to 05'FFFFh	64
8	06'0000h to 06'FFFFh	06'0000h to 06'FFFFh	64
9	07'0000h to 07'FFFFh	07'0000h to 07'FFFFh	64
10	08'0000h to 08'FFFFh	08'0000h to 08'FFFFh	64

Table 2.512 Kbyte Flash memory block organization

#### 5.2.2 Instructions and commands

All operations besides normal read operations are initiated and controlled by command sequences written to the Flash Command Interface (CI). The Command Interface (CI) interprets words written to the Flash memory and enables one of the following operations:

- Read memory array
- Program word
- Block erase
- Chip erase
- Erase suspend
- Erase resume
- Block protection
- Block temporary unprotection
- Code protection

Commands are composed of several write cycles at specific addresses of the Flash memory. The different write cycles of such command sequences offer a fail-safe feature to protect against an inadvertent write.

A command only starts when the Command Interface has decoded the last write cycle of an operation. Until that last write is performed, Flash memory remains in Read Mode

Note: As it is not possible to perform write operations in the Flash while fetching code from Flash, the Flash commands must be written by instructions executed from internal RAM or external memory.

> Command write cycles do not need to be consecutively received, pauses are allowed, save for Block Erase command. During this operation all Erase Confirm commands must be sent to complete any block erase operation before time-out period expires (typically 96µs). Command sequencing must be followed exactly. Any invalid combination of commands will reset the Command Interface to Read Mode.



#### 5.2.8 Power supply, reset

The Flash module uses a single power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations from 5V supply. Once a program or erase cycle has been completed, the device resets to the standard read mode. At power-on, the Flash memory has a setup phase of some microseconds (dependent on the power supply ramp-up). During this phase, Flash can not be read. Thus, if  $\overline{EA}$  pin is high (execution will start from Flash memory), the CPU remains in reset state until the Flash can be accessed.

## 5.3 Architectural description

The Flash module distinguishes two basic operating modes, the standard read mode and the command mode. The initial state after power-on and after reset is the standard read mode.

#### 5.3.1 Read mode

The Flash module enters the standard operating mode, the read mode:

- After reset command
- After every completed erase operation
- After every completed programming operation
- After every other completed command execution
- Few microseconds after a CPU-reset has started
- After incorrect address and data values of command sequences or writing them in an improper sequence
- After incorrect write access to a read protected Flash memory

The read mode remains active until the last command of a command sequence is decoded which starts directly a Flash array operation, such as:

- Erase one or several blocks
- Program a word into Flash array
- Protect / temporary unprotect a block.

In the standard read mode read accesses are directly controlled by the Flash memory array, delivering a 32-bit double Word from the addressed position. Read accesses are always aligned to double Word boundaries. Thus, both low order address bit A1 and A0 are not used in the Flash array for read accesses. The high order address bit A18/A17/A16 define the physical 64K Bytes segment being accessed within the Flash array.

#### 5.3.2 Command mode

Every operation besides standard read operations is initiated by commands written to the Flash command register. The addresses used for command cycles define in conjunction with the actual state the specific step within command sequences. With the last command of a command sequence, the Erase-Program Controller (EPC) starts the execution of the command. The EPC status is indicated during command execution by:

- Status Register
- Ready/Busy signal



#### The system configuration register SYSCON

This bit-addressable register provides general system configuration and control functions. The reset value for register SYSCON depends on the state of the PORT0 pins during reset.

#### SYSCON

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		STKSZ		ROMS1	SGTDIS	ROMEN	BYTDIS	CLKEN	WRCFG	CSCFG	PWDCFG	OWDDIS	BDRSTEN	XPEN	VISIBLE	XPER-SHARE
		R/W		R/W	R/W	R/W <sup>(1)</sup>	R/W <sup>(1)</sup>	R/W	R/W <sup>(1)</sup>	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	<ol> <li>These bit are set directly or indirectly according to PORT0 and EA pin configuration during reset sequences Register SYSCON cannot be changed after execution of the EINIT instruction.</li> </ol>									equenc	æ.					
Address:		0xFF	12h /	89h S	FR											
Reset:		0x0X	X0h													
Туре:	R/W															
	t.	XPEI	N XB 0:7 1:1	US Pei Access The on-	riphera es to t -chip >	al Enat he on- <-Perip	ole Bit chip X- herals	-Perip are ei	herals a nabled	and the and ca	eir fund an be a	ctions access	are dis ed.	sabled		
	В	DRSTEI	<ul> <li>STEN Bidirectional Reset Enable</li> <li>0: RSTIN pin is an input pin only. SW Reset or WDT Reset have no effect on this pin</li> <li>1: RSTIN pin is a bidirectional pin. This pin is pulled low during 1024 TCL during reset sequence.</li> </ul>													
	<ul> <li>OWDDIS Oscillator Watchdog Disable Control</li> <li>O: Oscillator Watchdog (OWD) is enabled. If PLL is bypassed, the OWD monitors XTAL1 activity. If there is no activity on XTAL1 for at least 1 μs, the CPU clock is switched automatically to PLL's base frequency (2 to 10MHz).</li> <li>1: OWD is disabled. If the PLL is bypassed, the CPU clock is always driven by XTAL1 signal. The PLL is turned off to reduce power supply current.</li> </ul>								s TAL1							
	<ul> <li>PWDCFG Power Down Mode Configuration Control</li> <li>0: Power Down Mode can only be entered during PWRDN instruction execution if pin is low, otherwise the instruction has no effect. To exit Power Down Mode, an external reset must occurs by asserting the RSTIN pin.</li> <li>1: Power Down Mode can only be entered during PWRDN instruction execution if enabled fast external interrupt EXxIN pins are in their inactive level. Exiting this me can be done by asserting one enabled EXxIN pin.</li> </ul>									if NMI if all node						
		CSCF	G Chi 0: L 1: L	p Sele _atcheo Jnlatch	ct Cor d Chip ied Ch	nfigurat Selec nip Sleo	tion Co t lines: ct lines	ontrol CSx o : CSx	change change	1 TCL e with	_ after rising e	rising e edge o	edge o f ALE	of ALE		



Mnemonic	Addressing modes	Repeatability				
CoNEG						
CoNEG, rnd	-	No				
CoRND						
CASTORE	Rw <sub>n</sub> , CoReg	No				
COSTORE	[Rw <sub>n</sub> ⊗], Coreg	Yes				
CoMOV	[IDX <sub>i</sub> ⊗], [Rw <sub>m</sub> ⊗]	Yes				
CoMACM						
CoMACMu						
CoMACMus						
CoMACMsu						
CoMACM-						
CoMACMu-						
CoMACMus-						
CoMACMsu-						
CoMACM, rnd						
CoMACMu, rnd		Vec				
CoMACMus, rnd	[IDX <sub>i</sub> &], [Hw <sub>m</sub> &]	res				
CoMACMsu, rnd						
CoMACMR						
CoMACMRu						
CoMACMRus						
CoMACMRsu						
CoMACMR, rnd						
CoMACMRu, rnd						
CoMACMRus, rnd						
CoMACMRsu, rnd						
CoADD						
CoADD2						
CoSUB						
CoSUB2	Rw <sub>n</sub> , Rw <sub>m</sub> IIDX ⊗1 IBw ⊗1	No				
CoSUBR	ושֿא <sub>ו</sub> שן, נחייששש Rw <sub>n</sub> , [Rw <sub>m</sub> ⊗]	Yes				
CoSUB2R	17 K 111 Z					
CoMAX						
CoMIN						

 Table 5.
 MAC coprocessor specific instructions (continued)



each bus cycle within this window must be terminated with the active level defined by this RDYPOL bit in the associated BUSCON register.

#### **BUSCON0**





Source of Interrupt or PEC service request	Request flag	Enable flag	Interrupt vector	Vector location	Trap number
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074h	1Dh
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078h	1Eh
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007Ch	1Fh
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0h	30h
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4h	31h
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8h	32h
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CCh	33h
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0h	34h
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4h	35h
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8h	36h
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DCh	37h
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0h	38h
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4h	39h
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8h	3Ah
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00ECh	3Bh
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00F0h	3Ch
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110h	44h
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114h	45h
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118h	46h
CAPCOM Timer 0	T0IR	TOIE	TOINT	00'0080h	20h
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084h	21h
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4h	3Dh
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8h	3Eh
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088h	22h
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008Ch	23h
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090h	24h
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094h	25h
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098h	26h
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009Ch	27h
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0h	28h
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4h	29h
ASC0 Transmit	S0TIR	S0TIE	SOTINT	00'00A8h	2Ah
ASC0 Transmit Buffer	<b>S0TBIR</b>	S0TBIE	SOTBINT	00'011Ch	47h

 Table 8.
 Interrupt sources (continued)





Figure 20. Operation and output waveform in mode 0

#### Mode 1: symmetrical PWM generation (center aligned PWM)

Mode 1 is selected by setting the respective bit XPMx in register XPWMCON1 to '1'. In this mode the timer XPTx of the respective XPWM channel is counting up until it reaches the value in the associated period shadow register.

Upon the next count pulse the count direction is reversed and the timer starts counting down now with subsequent count pulses until it reaches the value  $0000_{\rm H}$ . Upon the next count pulse the count direction is reversed again and the count cycle is repeated with the following count pulses.

The XPWM output signal is switched to a high level when the timer contents are equal to or greater than the contents of the pulse width shadow register while the timer is counting up.

The signal is switched back to a low level when the respective timer has counted down to a value below the contents of the pulse width shadow register. So in mode 1 this PWM value controls both edges of the output signal.

Note that in mode 1 the period of the PWM signal is twice the period of the timer:  $PWM\_Period_{Mode1} = 2 * ([XPPx] + 1)$ 

The figure below illustrates the operation and output waveforms of a XPWM channel in mode 1 for different values in the pulse width register.

This mode is referred to as Center Aligned PWM, because the value in the pulse width (shadow) register effects both edges of the output signal symmetrically.





Figure 21. Operation and output waveform in mode 1

#### **Burst mode**

Burst mode is selected by setting bit PB01 in register XPWMCON1 to '1'. This mode combines the signals from XPWM channels 0 and 1 onto the port pin of channel 0. The output of channel 0 is replaced with the logical AND of channels 0 and 1. The output of channel 1 can still be used at its associated output pin (if enabled). Each of the two channels can either operate in mode 0 or 1.

Note: It is guaranteed by design, that no spurious spikes will occur at the output pin of channel 0 in this mode. The output of the AND gate will be transferred to the output pin synchronously to internal clocks.

XORing of the PWM signal and the port output latch value is done after the ANDing of channel 0 and 1.



<b>J</b> · · ·	-		3			-	-			-												
	15 14 13 12 11	109876	6543210		15 14 13	12 11 1	098	765	432	10		15	14 1	3 12	11	10	98	7	65	4	32	1 (
XP9	үүүүү	ΥΥΥΥ	Y Y Y Y Y Y Y	XDP9	ΥΥΥ	YYY	YYY	ΥΥΥ	ΥΥΥ	ΥY	XOP9	Y	Y١	ΥY	Y	Y	ΥY	Y	ΥY	Y	ΥY	Y١
XP9SET	үүүүү	YYYY	Y Y Y Y Y Y Y	XP9SET	ΥΥΥ	YYY	YYY	ΥΥΥ	ΥΥΥ	ΥY	XOP9SET	Y	ΥY	Y	Y	Y	ΥY	Y	ΥY	Y	ΥY	Y١
XP9CLR	үүүүү	YYYY	Y Y Y Y Y Y Y	XP9CLR	ΥΥΥ	YYY	YYY	ΥΥΥ	ΥΥΥ	ΥY	XOP9CLR	Y	ΥY	Y	Y	Y	ΥY	Y	ΥY	Y	ΥY	Y١
											-											
XP10	үүүүү	YYYY	Y Y Y Y Y Y Y																			
XP10DIDIS	үүүүү	YYYY	Y Y Y Y Y Y Y																			
XADCMUX			Y																			
	<u>.</u>			I .													G	iΑΡ	GCF	=T0	0880	0

Figure 26. XBUS registers associated with the parallel ports

### 12.1 Introduction

#### 12.1.1 Open drain mode

In the ST10F280 some ports provide Open Drain Control. This makes it possible to switch the output driver of a port pin from a push/pull configuration to an open drain configuration. In push/pull mode a port output driver has an upper and a lower transistor, thus it can actively drive the line either to a high or a low level. In open drain mode the upper transistor is always switched off, and the output driver can only actively drive the line to a low level. When writing a '1' to the port latch, the lower transistor is switched off and the output enters a high-impedance state. The high level must then be provided by an external pull-up device. With this feature, it is possible to connect several port pins together to a Wired-AND configuration, saving external glue logic and/or additional software overhead for enabling/disabling output signals.

This feature is implemented for ports P2, P3, P4, P6, P7 and P8 (see respective sections), and is controlled through the respective Open Drain Control Registers ODPx. These registers allow the individual bit-wise selection of the open drain mode for each port line. If the respective control bit ODPx.y is '0' (default after reset), the output driver is in the push/pull mode. If ODPx.y is '1', the open drain configuration is selected. Note that all ODPx registers are located in the ESFR space.

Figure 27. Output drivers in push/pull mode and in open drain mode







Figure 32. Block diagram of a Port 1 pin

## 12.4 Port 2

If this 16-bit port is used for general purpose I/O, the direction of each line can be configured via the corresponding direction register DP2. Each port line can be switched into push/pull or open drain mode via the open drain control register ODP2.

#### **P2**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	P2.15	P2.14	P2.13	P2.12	P2.11	P2.10	P2.9	P2.8	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address:	0xFFC0h / E0h SFR															
Reset:	0x0000h															
Туре:		R/W														

P2.y Port data register P2 bit y





Figure 39. Block diagram of a Port 4 pin





Figure 42. Port 5 I/O and alternate functions

Port 5 pins have a special port structure (see *Figure 43*), first because it is an input only port, and second because the analog input channels are directly connected to the pins rather than to the input latches.







#### Registers

The XTCVR register input is linked to several sources:

- XTSVR register (start value) for reload when the period is finished, or for load when the timer is starting.
- Incrementer output when the 'up' mode is selected,
- Decrementer output when the 'down' mode is selected.
- The selection between the sources is made through the XTCR control register.

When starting the timer, by setting TEN bit of TCR to '1', XTCVR will be loaded with XTSVR value on the first rising edge of the counting clock. That's to say that for counting from 0000h to 0009h for example, 10 counting clock rising edges are required.

The XTCVR register output is continuously compared to the XTEVR register to detect the end of the counting period. When the registers are equal, several actions are made depending on the XTCR control register content :

- The output XADCINJ is conditionally generated,
- XTCVR is loaded with XTSVR or stops or continues to count (see Table ).

XTEVR, XTSVR and all TCR bits except TEN must not be modified while the timer is counting, ie while TEN bit of TCR = '1'. The timer behaviour is not guaranteed if this rule is not respected. It implies that the timer can be configured only when stopped (TEN = '0'). When programming the timer, XTEVR, XTSVR and XTCR bits except TEN can be modified, with TEN = '0'; then the timer is started by modifying only TEN bit of TCR. To stop the timer, only TEN bit should be modified, from '1' to '0'.

#### Timer output (XADCINJ)

The XADCINJ output is the result of the (XTCVR = XTEVR) flag after differentiation. The duration of the output lasts two cycles (50ns at 40MHz).



#### Figure 54. XADCINJ timer output





Figure 67. Synchronous warm reset (long low pulse on RSTIN)

 RSTIN rising edge to internal latch of PORT0 is 3 CPU (6 TCL) clock cycles if the PLL is bypassed and the prescaler is on (f<sub>CPU</sub> = f<sub>XTAL</sub> / 2), else it is 4 CPU clock cycles (8 TCL).

 If during the reset condition (RSTIN low), V<sub>RPD</sub> voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered.

3. RSTIN pin is pulled low if bit BDRSTEN (bit 5 of SYSCON register) was previously set by soft-ware. Bit BDRSTEN is cleared after reset.

## 17.3 Software reset

The reset sequence can be triggered at any time using the protected instruction SRST (software reset). This instruction can be executed deliberately within a program, for example to leave bootstrap loader mode, or upon a hardware trap that reveals a system failure.

Upon execution of the SRST instruction, the internal reset sequence (1024 TCL) is started. The microcontroller behaviour is the same as for a Short Hardware reset, except that only P0.12...P0.6 bit are latched at the end of the reset sequence, while P0.5...P0.2 bit are cleared.

## 17.4 Watchdog timer reset

When the watchdog timer is not disabled during the initialization or when it is not regularly serviced during program execution it will overflow and it will trigger the reset sequence.

Unlike hardware and software resets, the watchdog reset completes a running external bus cycle if this bus cycle either does not use READY, or if READY is sampled active (low) after the programmed wait states. When READY is sampled inactive (high) after the programmed wait states the running external bus cycle is aborted. Then the internal reset sequence is started. At the end of the internal reset sequence (1024 TCL), only P0.12...P0.6 bit are latched, while previously latched values of P0.5...P0.2 are cleared.

![](_page_16_Picture_15.jpeg)

#### SYSCON

![](_page_17_Figure_3.jpeg)

PWDCFG Power Down Mode Configuration Control

0: Power Down Mode can only be entered during PWRDN instruction execution if  $\overline{\text{NMI}}$  pin is low, otherwise the instruction has no effect. To exit Power Down Mode, an external reset must occurs by asserting the  $\overline{\text{RSTIN}}$  pin.

1: Power Down Mode can only be entered during PWRDN instruction execution if all enabled FastExternal Interrupt (EXxIN) pins are in their inactive level. Exiting this mode can be done by asserting one enabled EXxIN pin.

Note: Register SYSCON cannot be changed after execution of the EINIT instruction.

#### 18.2.1 Protected power down mode

This mode is selected by clearing the bit PWDCFG in register SYSCON to '0'.

In this mode, the Power Down mode can only be entered if the  $\overline{NMI}$  (Non Maskable Interrupt) pin is externally pulled low while the PWRDN instruction is executed.

This feature can be used in conjunction with an external power failure signal which pulls the  $\overline{\text{NMI}}$  pin low when a power failure is imminent. The microcontroller will enter the  $\overline{\text{NMI}}$  trap routine which can save the internal state into RAM. After the internal state has been saved, the trap routine may set a flag or write a certain bit pattern into specific RAM locations, and then execute the PWRDN instruction. If the  $\overline{\text{NMI}}$  pin is still low at this time, Power Down mode will be entered, otherwise program execution continues. During power down the voltage delivered by the on-chip voltage regulator automatically lowers the internal logic supply down to 2.5 V, saving the power while the contents of the internal RAM and all registers will still be preserved.

#### Exiting power down mode

In this mode, the only way to exit Power Down mode is with an external hardware reset.

The initialization routine (executed upon reset) can check the identification flag or bit pattern within RAM to determine whether the controller was initially switched on, or whether it was properly restarted from Power Down mode.

#### 18.2.2 Interruptable power down mode

This mode is selected by setting the bit PWDCFG in register SYSCON to '1'.

![](_page_17_Picture_17.jpeg)

Doc ID 8673 Rev 4

![](_page_18_Figure_2.jpeg)

Figure 81. External memory cycle: multiplexed bus, with / without read / write delay, extended ALE

![](_page_18_Picture_4.jpeg)

Sym	npol	Parameter	Maximum = 40	CPU Clock MHz	Variable CPU Clock 1/2 TCL = 1 to 40MHz				
			Min.	Max.	Min.	Max.			
t <sub>64</sub>	CC	CSx release (1)	-	15	-	15	ns		
t <sub>65</sub>	СС	CSx drive	-4	15	-4	15	ns		
t <sub>66</sub>	CC	Other signals release <sup>(1)</sup>	_	15	-	15	ns		
t <sub>67</sub>	CC	Other signals drive	-4	15	-4	15	ns		

 Table 51.
 External bus arbitration (continued)

1. Partially tested, guaranteed by design characterization

![](_page_19_Figure_5.jpeg)

![](_page_19_Figure_6.jpeg)

1. The ST10F280 will complete the currently running bus cycle before granting bus access.

- 2. This is the first possibility for  $\overline{\mathsf{BREQ}}$  to become active.
- 3. The  $\overline{\text{CS}}$  outputs will be resistive high (pull-up) after t<sub>64</sub>.

![](_page_19_Picture_12.jpeg)

## 22 Ordering information

#### Table 55. Device summary

Order codes	Package	Packing	Temperature range		
ST10F280	$PBCA 208 (22 \times 22 \times 1.06 mm)$	Tray	40°C to +125°C		
ST10F280-Q3TR		Tape and reel			

![](_page_20_Picture_5.jpeg)