E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ST10
Core Size	16-Bit
Speed	40MHz
Connectivity	ASC, CANbus, EBI/EMI, SSC
Peripherals	POR, PWM, WDT
Number of I/O	143
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	18K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 32x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BGA
Supplier Device Package	208-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st10f280

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 50.Block diagram of Port 8 pins P8.7P8.0133Figure 51.PORT10 I/O and alternate functions.134Figure 52.Block diagram.144Figure 53.XTIMER block diagram.144Figure 54.XADCINJ timer output144Figure 55.External connection for ADC channel injection.147Figure 56.Asynchronous mode of serial channel ASC0147Figure 57.Synchronous mode of serial channel ASC0156Figure 58.Synchronous serial channel SSC block diagram156Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 63.Bit timing definition166Figure 64.Message object address map156Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (long low pulse on RSTIN)174Figure 67.Synchronous warm reset circuitry174Figure 68.Internal (simplified) reset circuitry174Figure 69.Minimum external reset circuitry174	Figure 49.	Port 8 I/O and alternate functions	. 132
Figure 51.PORT10 I/O and alternate functions.138Figure 52.Block diagram.144Figure 53.XTIMER block diagram.144Figure 54.XADCINJ timer output144Figure 55.External connection for ADC channel injection.144Figure 56.Asynchronous mode of serial channel ASC0144Figure 57.Synchronous mode of serial channel ASC0144Figure 58.Synchronous serial channel ASC0155Figure 59.Single CAN bus multiple interfaces - multiple transceivers.156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application).157Figure 63.Bit timing definition166Figure 64.Message object address map156Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 50.	Block diagram of Port 8 pins P8.7P8.0	. 133
Figure 52.Block diagram14Figure 53.XTIMER block diagram144Figure 54.XADCINJ timer output144Figure 55.External connection for ADC channel injection144Figure 56.Asynchronous mode of serial channel ASC0144Figure 57.Synchronous mode of serial channel ASC0155Figure 58.Synchronous serial channel SSC block diagram156Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 63.Bit timing definition166Figure 64.Message object address map176Figure 65.Asynchronous reset timing177Figure 66.Synchronous warm reset (short low pulse on RSTIN)177Figure 67.Synchronous warm reset (long low pulse on RSTIN)177Figure 68.Internal (simplified) reset circuitry177Figure 69.Minimum external reset circuitry177	Figure 51.	PORT10 I/O and alternate functions.	. 139
Figure 53.XTIMER block diagram144Figure 54.XADCINJ timer output144Figure 55.External connection for ADC channel injection147Figure 56.Asynchronous mode of serial channel ASC0146Figure 57.Synchronous mode of serial channel ASC0146Figure 58.Synchronous serial channel SSC block diagram156Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 63.Bit timing definition166Figure 64.Message object address map166Figure 65.Asynchronous reset timing177Figure 66.Synchronous reset timing177Figure 67.Synchronous warm reset (short low pulse on RSTIN)177Figure 68.Internal (simplified) reset circuitry177Figure 69.Minimum external reset circuitry177Figure 69.Minimum external reset circuitry177	Figure 52.	Block diagram	. 141
Figure 54.XADCINJ timer output144Figure 55.External connection for ADC channel injection147Figure 56.Asynchronous mode of serial channel ASC0149Figure 57.Synchronous mode of serial channel ASC0157Figure 58.Synchronous serial channel SSC block diagram156Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 63.Bit timing definition162Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry177Figure 69.Minimum external reset circuitry177	Figure 53.	XTIMER block diagram	. 145
Figure 55.External connection for ADC channel injection.147.Figure 56.Asynchronous mode of serial channel ASC0148.Figure 57.Synchronous mode of serial channel ASC0157.Figure 58.Synchronous serial channel SSC block diagram156.Figure 59.Single CAN bus multiple interfaces - multiple transceivers.156.Figure 60.Single CAN bus dual interfaces - single transceiver156.Figure 61.Connection to two different CAN buses (e.g. for gateway application).157.Figure 63.Bit timing definition166.Figure 64.Message object address map166.Figure 65.Asynchronous reset timing177.Figure 66.Synchronous warm reset (short low pulse on RSTIN)177.Figure 67.Synchronous warm reset (long low pulse on RSTIN)177.Figure 68.Internal (simplified) reset circuitry177.Figure 69.Minimum external reset circuitry177.	Figure 54.	XADCINJ timer output	. 146
Figure 56.Asynchronous mode of serial channel ASC0144Figure 57.Synchronous mode of serial channel ASC0155Figure 58.Synchronous serial channel SSC block diagram156Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 62.CAN module address map156Figure 63.Bit timing definition166Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 55.	External connection for ADC channel injection	. 147
Figure 57.Synchronous mode of serial channel ASC0157Figure 58.Synchronous serial channel SSC block diagram156Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 62.CAN module address map156Figure 63.Bit timing definition166Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 56.	Asynchronous mode of serial channel ASC0	. 149
Figure 58.Synchronous serial channel SSC block diagram153Figure 59.Single CAN bus multiple interfaces - multiple transceivers156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 62.CAN module address map158Figure 63.Bit timing definition166Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 57.	Synchronous mode of serial channel ASC0	. 151
Figure 59.Single CAN bus multiple interfaces - multiple transceivers.156Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application).157Figure 62.CAN module address map158Figure 63.Bit timing definition162Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 58.	Synchronous serial channel SSC block diagram	. 153
Figure 60.Single CAN bus dual interfaces - single transceiver156Figure 61.Connection to two different CAN buses (e.g. for gateway application)157Figure 62.CAN module address map158Figure 63.Bit timing definition162Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 59.	Single CAN bus multiple interfaces - multiple transceivers.	. 156
Figure 61.Connection to two different CAN buses (e.g. for gateway application).157Figure 62.CAN module address map158Figure 63.Bit timing definition162Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 60.	Single CAN bus dual interfaces - single transceiver	. 156
Figure 62.CAN module address map158Figure 63.Bit timing definition166Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 61.	Connection to two different CAN buses (e.g. for gateway application)	. 157
Figure 63.Bit timing definition162Figure 64.Message object address map166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 62.	CAN module address map	. 158
Figure 64.Message object address map.166Figure 65.Asynchronous reset timing172Figure 66.Synchronous warm reset (short low pulse on RSTIN)172Figure 67.Synchronous warm reset (long low pulse on RSTIN)172Figure 68.Internal (simplified) reset circuitry172Figure 69.Minimum external reset circuitry172	Figure 63.	Bit timing definition	. 162
Figure 65.Asynchronous reset timing	Figure 64.	Message object address map	. 166
Figure 66.Synchronous warm reset (short low pulse on RSTIN)173Figure 67.Synchronous warm reset (long low pulse on RSTIN)174Figure 68.Internal (simplified) reset circuitry175Figure 69.Minimum external reset circuitry175	Figure 65.	Asynchronous reset timing	. 172
Figure 67.Synchronous warm reset (long low pulse on RSTIN)174Figure 68.Internal (simplified) reset circuitry177Figure 69.Minimum external reset circuitry177	Figure 66.	Synchronous warm reset (short low pulse on RSTIN)	. 173
Figure 68. Internal (simplified) reset circuitry	Figure 67.	Synchronous warm reset (long low pulse on RSTIN)	. 174
Figure 69. Minimum external reset circuitry 172	Figure 68.	Internal (simplified) reset circuitry	. 177
	Figure 69.	Minimum external reset circuitry	. 177
Figure 70. External reset hardware circuitry 178	Figure 70.	External reset hardware circuitry	. 178
Figure 71. External RC circuit on RPD pin for exiting power down mode with external interrupt 183	Figure 71.	External RC circuit on RPD pin for exiting power down mode with external interrupt	. 183
Figure 72. Simplified power down exit circuitry	Figure 72.	Simplified power down exit circuitry	. 184
Figure 73. Power down exit sequence when using an external interrupt (PLL x 2) 184	Figure 73.	Power down exit sequence when using an external interrupt (PLL x 2)	. 184
Figure 74. Supply / idle current as a function of operating frequency	Figure 74.	Supply / idle current as a function of operating frequency	. 207
Figure 75. Input / output waveforms	Figure 75.	Input / output waveforms	. 210
Figure 76. Float waveforms	Figure 76.	Float waveforms	. 210
Figure 77. Generation mechanisms for the CPU clock	Figure 77.	Generation mechanisms for the CPU clock	. 211
Figure 78. Approximated maximum PLL Jitter	Figure 78.	Approximated maximum PLL Jitter	. 214
Figure 79. External clock drive XTAL1	Figure 79.	External clock drive XTAL1	. 215
Figure 80. External memory cycle: multiplexed bus, with / without read / write delay, normal ALE 218	Figure 80.	External memory cycle: multiplexed bus, with / without read / write delay, normal ALE.	. 218
Figure 81. External memory cycle: multiplexed bus, with / without read / write delay, extended ALE219	Figure 81.	External memory cycle: multiplexed bus, with / without read / write delay, extended AL	E219
Figure 82. External memory cycle: multiplexed bus, with / without read / write delay, normal ALE,	Figure 82.	External memory cycle: multiplexed bus, with / without read / write delay, normal ALE,	
read / write chip select		read / write chip select	. 220
Figure 83. External memory cycle: multiplexed bus, with / without read / write delay, extended ALE,	Figure 83.	External memory cycle: multiplexed bus, with / without read / write delay, extended AL	E,
read / write chip select		read / write chip select	. 221
Figure 84. External memory cycle: demultiplexed bus, with / without read / write delay, normal ALE224	Figure 84.	External memory cycle: demultiplexed bus, with / without read / write delay, normal AL	E224
Figure 85. External memory cycle: demultiplexed bus, with / without read / write delay, extended ALE	Figure 85.	External memory cycle: demultiplexed bus, with / without read / write delay, extended /	ALE
Einer 20. Enternal management and an alticlassical has with (with a data and a data). 225	E :		. 225
Figure 86. External memory cycle: demultiplexed bus, with / without read / write delay, normal ALE,	Figure 86.	External memory cycle: demultiplexed bus, with / without read / write delay, normal AL	E,
read / write chip select	E :	read / write chip select	. 226
rigure 87. External memory cycle: demultiplexed bus, no read / write delay, extended ALE, read / write chip select	Figure 87.	chip select	. 227
Figure 88. CLKOUT and READY	Figure 88.	CLKOUT and READY	. 229
Figure 89. External bus arbitration, releasing the bus	Figure 89.	External bus arbitration, releasing the bus	. 230
Figure 90. External bus arbitration, (regaining the bus)	Figure 90.	External bus arbitration, (regaining the bus)	. 231
Figure 91. SSC master timing	Figure 91.	SSC master timing	. 232
Figure 92. SSC slave timing	Figure 92.	SSC slave timing	. 234
Figure 93. Package outline PBGA 208 (23 x 23 x 1.96 mm)	Eigura 00	Package outline PBGA 208 (23 x 23 x 1 96 mm)	235



Symbol	Ball number	Туре	Function
		I/O	Port 7 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 7 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or special). The following Port 7 pins also serve for alternate functions:
	J4	0	P7.0 POUT0 PWM Channel 0 Output
	JЗ	0	P7.1 POUT1 PWM Channel 1 Output
F7.0 - F7.7	J2	0	P7.2 POUT2 PWM Channel 2 Output
	J1	0	P7.3 POUT3 PWM Channel 3 Output
	K2	I/O	P7.4 CC28IO CAPCOM2: CC28 Capture Input / Compare Output
	КЗ	I/O	P7.5 CC29IO CAPCOM2: CC29 Capture Input / Compare Output
	K4	I/O	P7.6 CC30IO CAPCOM2: CC30 Capture Input / Compare Output
L2 I/O			P7.7 CC31IO CAPCOM2: CC31 Capture Input / Compare Output
XP10.0 – XP10.15	M4 M3 M2 M1 N4 N3 N2 N1 P4 P3 P2 P1 R2 R1 T1 U1		XPort 10 is a 16-bit input-only port with Schmitt-Trigger characteristics. The pins of XPort10 also serve as the analog input channels (up to 16) for the A/D converter, where XP10.X equals ANx (Analog input channel x). XP10.0 XP10.1 XP10.2 XP10.3 XP10.2 XP10.3 XP10.4 XP10.5 XP10.6 XP10.7 XP10.6 XP10.7 XP10.8 XP10.9 XP10.10 XP10.11 XP10.12 XP10.13 XP10.14 XP10.15

Table 1. Ball description (continued)





Symbol	Ball number	Туре	Function						
		I/O	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. The input threshold is selectable (TTL or special). P4.6 & P4.7 outputs can be configured as push-pull or open-drain drivers. In case of an external bus configuration, Port 4 can be used to output the segment address lines:						
	N16	0	P4.0 A16 Least Significant Segment Address Line						
	M15	0	P4.1 A17 Segment Address Line						
P4.0 – P4.7	L14	0	P4.2 A18 Segment Address Line						
	M16	0	P4.3 A19 Segment Address Line						
	L15 O	0 1	P4.4 A20 Segment Address Line CAN2_RxD CAN2 Receive Data Input						
L16	0 1	P4.5 A21 Segment Address Line CAN1_RxD CAN1 Receive Data Input							
	K14 0	0 0	P4.6 A22 Segment Address Line, CAN_TxD CAN1_TxD CAN1 Transmit Data Output						
	K15	0 0	P4.7 A23 Most Significant Segment Address Line CAN2_TxD CAN2 Transmit Data Output						
RD	J14	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.						
WR/WRL	J15	ο	External Memory Write Strobe. In $\overline{\text{WR}}$ -mode this pin is activated for every external data write access. In $\overline{\text{WRL}}$ -mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.						
READY/ READY	J16	I	Ready Input. The active level is programmable. When the Ready function is enabled, the selected inactive level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to the selected active level.						
ALE	J17	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.						
EA	H17	I	External Access Enable pin. A low level at this pin during and after Reset forces the ST10F280 to begin instruction execution out of external memory. A high level forces execution out of the internal Flash Memory.						

Table 1. Ball description (continued)





Symbol	Ball number	Туре	Function
		I/O	XPort 9 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. XPort 9 outputs can be configured as push/pull or open drain drivers.
	D15	I/O	XPORT9.0
	C16	I/O	XPORT9.1
	D14	I/O	XPORT9.2
XPORT9.0 -	C15	I/O	XPORT9.3
	B16	I/O	XPORT9.4
	D13	I/O	XPORT9.5
	C14	I/O	XPORT9.6
	B15	I/O	XPORT9.7
	A15	I/O	XPORT9.8
	B14	I/O	XPORT9.9
	C13	I/O	XPORT9.10
	D12	I/O	XPORT9.11
	B13	I/O	XPORT9.12
	C12	I/O	XPORT9.13
	D11	I/O	XPORT9.14
	B12	I/O	XPORT9.15

Table 1.	Ball description	(continued)
		· · · · · · · · · · · · · · · · · · ·



A1 A4 A8 A11 A13 A16 A17	Symbol	Ball number	Symbol	Туре	Function
B3 B3 B5 B6 B6 B8 B9 B17 D5 D6 F17 D5 D6 F1 F17 G4 H1 K16 K17 L1 L4 N15 N17 R17 T15 T16 U7 U10 U13 U14 U16 U16	V _{SS}	A1 A4 A8 A11 A13 A16 A17 B3 B5 B6 B8 B9 B17 D5 D6 F1 G4 H1 K16 K17 L1 L4 N15 N17 R17 T15 T16 U7 U10 U13 U14 U15	V _{SS}	-	Digital ground.

 Table 1.
 Ball description (continued)



bit data bus (byte accesses are possible). Two waitstates give an access time of 100 ns at 40MHz CPU clock. No tristate waitstate is used.

XPORT9, XTIMER, XPORT10, XADCMUX: Address range 00'C000h 00'C3FFh is reserved for the XPORT9, XPORT10, XTIMER and XADCMUX peripherals access. The XPORT9, XTIMER, XPORT10, XADCMUX are enabled by setting XPEN bit 2 of the SYSCON register and the bit 3 of the new XPERCON register. Accesses to the XPORT9, XTIMER, XPORT10 and XADCMUX modules use a 16-bit demultiplexed bus mode without waitstate or read/write delay (50ns access at 40MHz CPU clock). Byte and word access is allowed.

4.1 Visibility of XBUS peripherals

The XBUS peripherals can be separately selected for being visible to the user by means of corresponding selection bits in the XPERCON register. If not selected (not activated with XPERCON bit) before the global enabling with XPEN-bit in SYSCON register, the corresponding address space, port pins and interrupts are not occupied by the peripheral, thus the peripheral is not visible and not available. SYSCON register is described in *Section 19.2: System configuration registers*.



7.1 **Programmable chip select timing control**

The ST10F280 allows the user to adjust the position of the CSx lines changes. By default (after reset), the CSx lines are changing half a CPU clock cycle (12.5 ns at $f_{CPU} = 40MHz$) after the rising edge of ALE.

With the CSCFG bit set in the SYSCON register, the CSx lines are changing with the rising edge of ALE, thus the CSx lines are changing at the same time the address lines are changing. See *Section 19.2: System configuration registers* for detailed description of SYSCON register.



Figure 11. Chip select delay

7.2 **READY programmable polarity**

The active level of the READY pin can be selected by software via the RDYPOL bit in the BUSCONx registers. When the READY function is enabled for a specific address window,



each bus cycle within this window must be terminated with the active level defined by this RDYPOL bit in the associated BUSCON register.

BUSCON0





Source of Interrupt or PEC service request	Request flag	Enable flag	Interrupt vector	Vector location	Trap number
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074h	1Dh
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078h	1Eh
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007Ch	1Fh
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0h	30h
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4h	31h
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8h	32h
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CCh	33h
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0h	34h
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4h	35h
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8h	36h
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DCh	37h
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0h	38h
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4h	39h
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8h	3Ah
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00ECh	3Bh
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00F0h	3Ch
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110h	44h
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114h	45h
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118h	46h
CAPCOM Timer 0	T0IR	TOIE	TOINT	00'0080h	20h
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084h	21h
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4h	3Dh
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8h	3Eh
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088h	22h
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008Ch	23h
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090h	24h
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094h	25h
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098h	26h
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009Ch	27h
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0h	28h
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4h	29h
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8h	2Ah
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011Ch	47h

 Table 8.
 Interrupt sources (continued)





Figure 20. Operation and output waveform in mode 0

Mode 1: symmetrical PWM generation (center aligned PWM)

Mode 1 is selected by setting the respective bit XPMx in register XPWMCON1 to '1'. In this mode the timer XPTx of the respective XPWM channel is counting up until it reaches the value in the associated period shadow register.

Upon the next count pulse the count direction is reversed and the timer starts counting down now with subsequent count pulses until it reaches the value $0000_{\rm H}$. Upon the next count pulse the count direction is reversed again and the count cycle is repeated with the following count pulses.

The XPWM output signal is switched to a high level when the timer contents are equal to or greater than the contents of the pulse width shadow register while the timer is counting up.

The signal is switched back to a low level when the respective timer has counted down to a value below the contents of the pulse width shadow register. So in mode 1 this PWM value controls both edges of the output signal.

Note that in mode 1 the period of the PWM signal is twice the period of the timer: $PWM_Period_{Mode1} = 2 * ([XPPx] + 1)$

The figure below illustrates the operation and output waveforms of a XPWM channel in mode 1 for different values in the pulse width register.

This mode is referred to as Center Aligned PWM, because the value in the pulse width (shadow) register effects both edges of the output signal symmetrically.



11.2.3 XPWM Control Registers

XPWMCON0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PIR3	PIR2	PIR1	PIR0	PIE3	PIE2	PIE1	PIE0	PTI3	PTI2	PTI1	PTI0	PTR3	PTR2	PTR1	PTR0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address:		0xEC	000h													
Reset:		0x00	00h													
Туре:		R/W														
	 PTRx XPWM Timer x Run Control Bit 0: Timer XPTx is disconnected from its input clock 1: Timer XPTx is running PTIx XPWM Timer x Input Clock Selection 0: Timer XPTx clocked with CLK_{CPU} 1: TimerX PTx clocked with CLK_{CPU} / 64 															
		PIEx	XPWI 0: Inte 1: Inte	V Char errupt f errupt f	nnel x rom ch rom ch	Interru nannel nannel	ipt Ena x disa x enal	able Fla bled bled	ag							
		PIRx	XPWI 0: No 1: Chi	M Char interru annel >	nnel x pt requirient	Interru uest fr upt pe	ipt Rec om cha nding	quest F annel x (must I	ilag c be res	et via s	oftwar	e)				

Register XPWMCON0 controls the function of the timers of the four XPWM channels and the channel specific interrupts. Having the control bits organized in functional groups allows e.g. to start or stop all 4 XPWM timers simultaneously with one bitfield instruction. Note: This register is not bit-addressable.



XPWMCON1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PS3	PS2	-	PB01	-	-	-	-	PM3	PM2	PM1	PM0	PEN3	PEN2	PEN1	PEN0
	R/W	R/W	-	R/W	-	-	-	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address:		0xEC02h														
Reset:		0x0000h														
Type:		R/W														
PENx XPWM Channel x Output Enable Bit																
			0: Ch	annel	x outp	ut sign	al disa	bled, g	genera	ite inte	rrupt o	nly				
			1: Ch	annel	x outp	ut sign	al ena	bled								
		PMx	XPW	M Cha	nnel x	Mode	Contro	ol Bit								
			0: Ch	annel	x oper	ates in	mode	0, ed	ge alig	ned P	ΝM					
			1: Ch	annel	x oper	ates in	i mode	1, cei	nter ali	gned F	PWM					
		PB01	XPW	M Cha	nnel 0	/1 Bur	st Mod	le Con	trol Bit							
			0: Ch	annels	0 and	1 woi	rk inde	pende	ntly in	respec	ctive st	andar	d mode	Э		
			1: Ot	itputs o	of char	nnels () and 1	are A	NDed	to XPV	VM0 ir	1 burst	mode			
		PSx	XPW	M Cha	nnel x	Single	e Shot	Mode	Contro	ol Bit						
			0: Ch	annel	x work	s in re	spectiv	ve star	ndard r	node						
			1: Ch	annel	x oper	ates in	i single	e shot	mode							

Register XPWMCON1 controls the operating modes and the outputs of the four XPWM channels. The basic operating mode for each channel (standard = edge aligned, or symmetrical = center aligned PWM mode) is selected by the mode bits XPMx. Burst mode (channels 0 and 1) and single shot mode (channel 2 or 3) are selected by separate control bits. The output signal of each XPWM channel is individually enabled by bit PENx. If the output is not enabled the respective pin can only be used to generate an interrupt request. Note: This register is not bit-addressable.

11.2.4 Interrupt request generation

Each of the four channels of the XPWM module can generate an individual interrupt request. Each of these "channel interrupts" can activate the common "module interrupt", which actually interrupts the CPU. This common module interrupt is controlled by the XPWM Module Interrupt Control register XP2IC(Xperipherals 2 control register). The interrupt service routine can determine the active channel interrupt(s) from the channel specific interrupt request flags PIRx in register XPWMCON0. The interrupt request flag PIRx of a channel is set at the beginning of a new PWM cycle, i.e. upon loading the shadow registers. This indicates that registers XPPx and XPWx are now ready to receive a new value. If a channel interrupt is enabled via its respective PIEx bit, also the common interrupt request flag XP2IR in register XP2IC is set, provided that it is enabled via the common interrupt enable bit XP2IE.

Note: The channel interrupt request flags (PIRx in register XPWMCON0) are not automatically cleared by hardware upon entry into the interrupt service routine, so they must be cleared via software. The module interrupt request flag XP2IR is cleared by hardware upon entry into the service routine, regardless of how many channel interrupts were active. However, it



12.10 Port 8

If this 8-bit port is used for general purpose I/O, the direction of each line can be configured via the corresponding direction register DP8. Each port line can be switched into push/pull or open drain mode via the open drain control register ODP8.

P8



Address:	0xFFD6h / EBh SFR
Reset:	0x00h

Reset:	0x00r
Туре:	R/W

DP8.y Port direction register DP8 bit y DP8.y = 0: Port line P8.y is an input (high impedance) DP8.y = 1: Port line P8.y is an output

ODP8





Registers

The XTCVR register input is linked to several sources:

- XTSVR register (start value) for reload when the period is finished, or for load when the timer is starting.
- Incrementer output when the 'up' mode is selected,
- Decrementer output when the 'down' mode is selected.
- The selection between the sources is made through the XTCR control register.

When starting the timer, by setting TEN bit of TCR to '1', XTCVR will be loaded with XTSVR value on the first rising edge of the counting clock. That's to say that for counting from 0000h to 0009h for example, 10 counting clock rising edges are required.

The XTCVR register output is continuously compared to the XTEVR register to detect the end of the counting period. When the registers are equal, several actions are made depending on the XTCR control register content :

- The output XADCINJ is conditionally generated,
- XTCVR is loaded with XTSVR or stops or continues to count (see Table).

XTEVR, XTSVR and all TCR bits except TEN must not be modified while the timer is counting, ie while TEN bit of TCR = '1'. The timer behaviour is not guaranteed if this rule is not respected. It implies that the timer can be configured only when stopped (TEN = '0'). When programming the timer, XTEVR, XTSVR and XTCR bits except TEN can be modified, with TEN = '0'; then the timer is started by modifying only TEN bit of TCR. To stop the timer, only TEN bit should be modified, from '1' to '0'.

Timer output (XADCINJ)

The XADCINJ output is the result of the (XTCVR = XTEVR) flag after differentiation. The duration of the output lasts two cycles (50ns at 40MHz).



Figure 54. XADCINJ timer output



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		8			ID1713	3					ID28	321				
		R/W		R/W R/W												
Address:		0xEF	-0Ch	/ EE00	Ch XF	Reg										
Reset:	0xUUUUh															
Туре:		R/W														
	Low	er Ma	isk of	f Last	t Mes	sage										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ID40			0	0	0	ID125							
			R/W			R	R	R				R	/W			
Address:		0xEF	=0Eh/	EE0E	Eh XF	leg										
Reset:		0xUL	JUUh													
Туре:		R, R	/W													

ID28...0 Identifier (29 bit) Mask to filter the last incoming message (Nr. 15) with standard or extended identifier (as configured).

15.5 The message object

Upper Mask of Last Message

The message object is the primary means of communication between CPU and CAN controller. Each of the 15 message objects uses 15 consecutive bytes (see *Figure 60*) and starts at an address that is a multiple of 16.

Note: All message objects must be initialized by the CPU, even those which are not going to be used, before clearing the INIT bit.

Each element of the Message Control Register is made of two complementary bits.

This special mechanism allows the selective setting or resetting of specific elements (leaving others unchanged) without requiring read-modify-write cycles. None of these elements will be affected by reset.

The *Table 32* shows how to use and to interpret these 2 bit-fields.



Name Physical address		8-bit address	Description	Reset value	
T6CON	b	FF48h	A4h	GPT2 Timer 6 Control Register	0000h
T6IC	b	FF68h	B4h	GPT2 Timer 6 Interrupt Control Register	00h
T7		F050h E	28h	CAPCOM Timer 7 Register	0000h
T78CON	b	FF20h	90h	CAPCOM Timer 7 and 8 Control Register	0000h
T7IC	b	F17Ah E	BEh	CAPCOM Timer 7 Interrupt Control Register	00h
T7REL		F054h E	2Ah	CAPCOM Timer 7 Reload Register	0000h
Т8		F052h E	29h	CAPCOM Timer 8 Register	0000h
T8IC	b	F17Ch E	BFh	CAPCOM Timer 8 Interrupt Control Register	00h
T8REL		F056h E	2Bh	CAPCOM Timer 8 Reload Register	0000h
TFR	b	FFACh	D6h	Trap Flag Register	0000h
WDT		FEAEh	57h	Watchdog Timer Register (read only)	0000h
WDTCON	b	FFAEh	D7h	Watchdog Timer Control Register	00xxh ⁽²⁾
XP0IC	b	F186h E	C3h	CAN1 Module Interrupt Control Register	00h ⁽³⁾
XP1IC	b	F18Eh E	C7h	CAN2 Module Interrupt Control Register	00h ⁽³⁾
XP2IC	b	F196h E	CBh	XPWM Interrupt Control Register	00h ⁽³⁾
XP3IC	b	F19Eh E	CFh	PLL unlock Interrupt Control Register	00h ⁽³⁾
XPERCON		F024h E	12h	XPER Configuration Register	05h
ZEROS	b	FF1Ch	8Eh	Constant Value 0's Register (read only)	0000h

 Table 38.
 Special function registers listed by name (continued)

1. The system configuration is selected during reset.

2. Bit WDTR indicates a watchdog timer triggered reset.

3. The XPnIC Interrupt Control Registers control interrupt requests from integrated X-Bus peripherals. Some software controlled interrupt requests may be generated by setting the XPnIR bits (of XPnIC register) of the unused X-peripheral nodes.

 Table 39.
 X registers listed by name

Name	Physical address	Description	Reset value
CAN1BTR	EF04h	CAN1 Bit Timing Register	XXXXh
CAN1CSR	EF00h	CAN1 Control/Status Register	XX01h
CAN1GMS	EF06h	CAN1 Global Mask Short	XFXXh
CAN1IR	EF02h	CAN1 Interrupt Register	XXh
CAN1LAR115	EF14EFF4h	CAN1 Lower Arbitration register 1 to 15	XXXXh
CAN1LGML	EF0Ah	CAN1 Lower Global Mask Long	XXXXh
CAN1LMLM	EF0Eh	CAN1 Lower Mask Last Message	XXXXh
CAN1MCR115	EF10EFF0h	CAN1 Message Control Register 1 to 15	XXXXh
CAN1MO115	EF1xEFFxh	CAN1 Message Object 1 to 15	XXXXh



CLKSEL	System Clock Selection
	000: $f_{CPU} = 2.5 \text{ x } f_{OSC}$
	001: $f_{CPU} = 0.5 \text{ x } f_{OSC}$
	010: $f_{CPU} = 10 \text{ x } f_{OSC}$
	011: $f_{CPU} = f_{OSC}$
	100: $f_{CPU} = 5 \times f_{OSC}$
	101: $f_{CPU} = 2 x f_{OSC}$
	110: $f_{CPU} = 3 \times f_{OSC}$
	111: $f_{CPU} = 4 \times f_{OSC}$

EXICON

	45		10	10		10	0	0	-	0	-		0	0		0
	15 14 13		12 11		10	9 8		/	6	5 4		3 2		1	0	
	EXI7ES EX		EX	I6ES	EXI5ES		EXI4ES		EXI3ES		EXI2ES		EXI1ES		EXI0ES	
	R	/W	F	R/W	R/W R/W		R	/W	F	/W	R/W		R	/W		
Address:	0xF1C0h / E0h ESFR															
Reset:	0x0000h															
Туре:	R/W															
 EXIxES(x=70) External Interrupt x Edge Selection Field (x=70) 00: Fast external interrupts disabled: standard mode EXXIN pin not taken in account for entering/exiting Power Down mode. 01: Interrupt on positive edge (rising) Enter Power Down mode if EXIIN = '0', exit if EXXIN = '1' (referred as 'hig level) 10: Interrupt on negative edge (falling) Enter Power Down mode if EXIIN = '1', exit if EXXIN = '0' (referred as 'low level) 											•. 'high' : 'low' a	active				

Always enter Power Down mode, exit if EXxIN level changed.

EXISEL

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXI7SS		EXI6SS		EXI5SS		EXI4SS		EXI3SS		EXI2SS		EXI1SS		EXI0SS	
	R/W R/W R/W		R/W	R	/W	R/W		R/W		R/W		R/W				
Address:	0xF1DAh / EDh ESFR															
Reset:	0x0000h															
Туре:		R/W														
		EXIxS	S Ext 00: 01: 10:	ernal I Input f Input f	nterru from a from "a from F	pt x So ssocia alterna Port 2 p	ource S ted Po te sour	Selection rt 2 pir rce". ed with	on (x=7 n. n "alterr	'0) nate so	ource".					

11: Input from Port 2 pin ANDed with "alternate source".





Figure 85. External memory cycle: demultiplexed bus, with / without read / write delay, extended ALE





Figure 86. External memory cycle: demultiplexed bus, with / without read / write delay, normal ALE, read / write chip select



Symbol		Parameter	Maximum = 40	CPU Clock MHz	Variable CPU Clock 1/2 TCL = 1 to 40MHz			
			Min.	Max.	Min.	Max.		
t ₆₄	CC	CSx release (1)	-	15	-	15	ns	
t ₆₅	CC	CSx drive	-4	15	-4	15	ns	
t ₆₆	CC	Other signals release ⁽¹⁾	_	15	-	15	ns	
t ₆₇	CC	Other signals drive	-4	15	-4	15	ns	

 Table 51.
 External bus arbitration (continued)

1. Partially tested, guaranteed by design characterization





1. The ST10F280 will complete the currently running bus cycle before granting bus access.

- 2. This is the first possibility for $\overline{\mathsf{BREQ}}$ to become active.
- 3. The $\overline{\text{CS}}$ outputs will be resistive high (pull-up) after t₆₄.

