

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	36MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	112
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LFBGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/str730fz2h6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flexible clock control

Two clock sources are used to drive the microcontroller, a main clock driven by an external crystal or ceramic resonator and an internal backup RC oscillator that operates at 2 MHz or 32 kHz. The embedded PLL can be configured to generate an internal system clock of up to 36 MHz. The PLL output frequency can be programmed using a wide selection of multipliers and dividers.

Voltage regulators

The STR73xF requires an external 4.5 to 5.5 V power supply. There are two internal Voltage Regulators for generating the 1.8 V power supply needed by the core and peripherals. The main VR is switched off and the Low Power VR switched on when the application puts the STR73xF in Low Power Wait for Interrupt (LPWFI) mode.

Low voltage detectors

The voltage regulator and Flash modules each have an embedded LVD that monitors the internal 1.8 V supply. If the voltage drops below a certain threshold, the LVD will reset the STR73xF.

Note: An external power-on reset must be provided ensure the microcontroller starts-up correctly.

2.1 On-chip peripherals

CAN interfaces

The three CAN modules are compliant with the CAN specification V2.0 part B (active). The bit rate can be programmed up to 1 MBaud. These are not available in the STR735 and STR736.

DMA

4 DMA controllers, each with 4 data streams manage memory to memory, peripheral to peripheral, peripheral to memory and memory to peripheral transfers. The DMA requests are connected to TIM timers, BSPI0, BSPI1, BSPI2 and ADC. One of the streams can be configured to be triggered by a software request, independently from any peripheral activity.

16-bit timers (TIM)

Each of the ten timers (six in 100-pin devices) have a 16-bit free-running counter with 7-bit prescaler, up to two input capture/output compare functions, a pulse counter function, and a PWM channel with selectable frequency. This provides a total of 16 independent PWMs (12 in 100-pin devices) when added with the PWM modules (see next paragraph).

PWM modules (PWM)

The six 16-bit PWM modules have independently programmable periods and duty-cycles, with 5+3 bit prescaler factor.

Timebase timers (TB)

The three 16-bit timebase timers with 8-bit prescaler for general purpose time triggering operations.

Real-time clock (RTC)

The RTC provides a set of continuously running counters driven by separate clock signal derived from the main oscillator. The RTC can be used as a general timebase or






Figure 2. STR731F/STR736 block diagram



3.1 Related documentation

Available from www.arm.com:

ARM7TDMI technical reference manual

Available from http://www.st.com:

STR73x reference manual (RM0001)

STR7 Flash programming reference manual

STR73x software library user manual

For a list of related application notes refer to http://www.st.com.



3.2 Pin description

3.2.1 STR730F/STR735F (TQFP144)








Table 4.	STR73xF pin	description
----------	-------------	-------------

	Pin n°		-	-		Inp	out	Ou	tpu	t		Alternate function		
TQFP144	LFBGA144	TQFP100	Pin name	Type	Input Level	pd/nd	interrupt	Capability	OD	дд	Main function (after reset)			
50	J5	36	V _{DD}	S							Supply vo	ltage (5 V)		
51	M6	37	V _{SS}	S							Ground			
52	M7	38	XTAL1	I								amplifier circuit i ock generator inp	•	
53	H5	39	XTAL2	0							Oscillator	amplifier circuit of	output.	
54	L6	40	V _{SS}	S							Ground			
55	K6	41	P2.8/TDO1/CA N2RX	I/O	Τ _Τ			2mA	x	x	Port 2.8	UART1: transmit data output	CAN2: receive data input (TQFP100 only)	
56	J6	42	P2.9/RDI1/CAN 2TX	I/O	Τ _Τ		WUP14	2mA	х	х	Port 2.9	UART1: receive data input	CAN2: transmit data output (TQFP100 only)	
57	H6		P2.10	I/O	Τ _Τ		WUP16	2mA	Х	Х	Port 2.10			
58	G6		P2.11	I/O	Τ _Τ		WUP17	2mA	Х	Х	Port 2.11			
59	L7		P2.12	I/O	Τ _Τ		INT14	2mA	Х	Х	Port 2.12			
60	K7		P2.13	I/O	Τ _Τ		INT15	2mA	Х	Х	Port 2.13			
61	J7	43	P2.14/SCL0	I/O	Τ _Τ		WUP15	2mA	Х	Х	Port 2.14	I2C0: serial cloc	k	
62	H7	44	P2.15/SDA0	I/O	Τ _Τ			2mA	Х	Х	Port 2.15	I2C0: serial data	à	
63	M8	45	Test	I		pd					Reserved	pin. Must be tied	I to ground	
64	L8	46	V _{BIAS}	S							external r	Ω oscillator bias. A 1.3 M Ω esistor has to be connected to hen a 32 kHZ RC oscillator		
65	M10	47	V _{SS}	S							Ground			
66	M11	48	V _{DD}	S							Supply vo	ltage (5 V)		
67	K8		P3.0/AIN0	I/O	Τ _Τ			2mA	Х	Х	Port 3.0	ADC: analog inp	out 0	
68	J8		P3.1/AIN1	I/O	Τ _Τ			2mA	Х	Х	Port 3.1	ADC: analog input 1		
69	M9		P3.2/AIN2	I/O	Τ _Τ			2mA	Х	Х	Port 3.2	ADC: analog inp	out 2	
70	L9		P3.3/AIN3	I/O	Τ _Τ			2mA	Х	Х	Port 3.3	ADC: analog inp	out 3	
71	K9	49	P3.4/AIN4	I/O	Τ _Τ			2mA	х	х	Port 3.4	ADC: analog input 4 (AIN0 in TQFP100)		
72	L10	50	P3.5/AIN5	I/O	Τ _Τ			2mA	х	х	Port 3.5	ADC: Analog in (AIN1 in TQFP1		



Table 4.	STR73xF pi	n description
----------	------------	---------------

	Pin n°			_		Inp	out	Ou	tpu	t			
TQFP144	LFBGA144	TQFP100	Pin name	Type	Input Level	pd/nd	interrupt	Capability	OD	ЬР	Main function (after reset)	Alternate	function
97	F9		P4.3/ICAPB8	I/O	T _T		WUP27	2mA	Х	Х	Port 4.3	TIM8: input capt	ure B input
98	F8		P4.4/CAN2TX	I/O	Τ _Τ			2mA	Х	Х	Port 4.4	CAN2: transmit	data output
99	E12		P4.5/CAN2RX	I/O	Τ _Τ		WUP18	2mA	Х	Х	Port 4.5	CAN2: receive d	ata input
100	E11	72	P4.6/SCL1	I/O	T_T		WUP19	2mA	Х	Х	Port 4.6	I2C1: serial cloc	k
101	C12	73	P4.7/SDA1	I/O	T _T			2mA	Х	Х	Port 4.7	I2C1: serial data	
102	B12		P4.8/OCMPA8	I/O	T _T			2mA	Х	Х	Port 4.8	TIM8: output cor	mpare A output
103	E10		P4.9/ICAPB6	I/O	T_T			2mA	Х	Х	Port 4.9	TIM6: input capt	ure B input
104	E9	74	P4.10/ICAPA6/I CAPB5	I/O	Τ _Τ		WUP20	2mA	х	х	Port 4.10	TIM6: input capture A input (144-pin pkg only)	TIM5: input capture B input (TQFP100 only)
105	D12		P4.11/OCMPB 8	I/O	Τ _Τ			2mA	х	х	Port 4.11	TIM8: output compare B output	
106	D11		P4.12/ICAPA9	I/O	Τ _Τ		WUP21	2mA	Х	Х	Port 4.12	TIM9: input capture A input	
107	D10		P4.13/ICAPB9	I/O	T _T			2mA	Х	Х	Port 4.13	TIM9: input capture B input	
108	C11	75	P4.14/SS1	I/O	T_T			2mA	Х	Х	Port 4.14	BSPI1: slave se	ect
109	B11	76	P4.15/SCK1	I/O	T_T		WUP22	2mA	Х	Х	Port 4.15	BSPI1: serial clo	ock
110	B10	77	P5.0/MOSI1	I/O	Τ _Τ			2mA	х	х	Port 5.0	BSPI1: master c input	utput/slave
111	C10	78	P5.1/MISO1	I/O	Τ _Τ			2mA	х	х	Port 5.1	BSPI1: master in output	nput/Slave
112	A9		P5.2/OCMPA9	I/O	Τ _Τ			2mA	Х	Х	Port 5.2	TIM9: output cor	mpare A output
113	B9		P5.3/OCMPB9	I/O	Τ _T			2mA	Х	Х	Port 5.3	TIM9: output cor	mpare B output
114	C9	79	P5.4/ SS 2/PWM 3	I/O	Τ _Τ			2mA	х	х	Port 5.4	BSPI2: slave select (TQFP100 only)	
115	D9	80	P5.5/SCK2	I/O	Τ _Τ		WUP23	2mA	Х	Х	Port 5.5	BSPI2: serial clo	ock
116	A11	81	P5.6/MOSI2	I/O	Τ _Τ			2mA	х	х	Port 5.6	BSPI2: master of input	utput/slave
117	A10	82	P5.7/MISO2	I/O	Τ _Τ			2mA	х	х	Port 5.7	BSPI2: master in output	nput/slave
118	A8	83	P5.8/PWM4	I/O	Τ _Τ		INT6	2mA	х	х	Port 5.8	PWM4: PWM ou only)	tput (TQFP100



3.3 Memory mapping

Figure 5 shows the various memory configurations of the STR73xF system. The system memory map (from 0x0000_0000 to 0xFFFF_FFFF) is shown on the left part of the figure, the right part shows maps of the Flash and APB areas. For flexibility the Flash or RAM addresses can be aliased to Block 0 addresses using the remapping feature

Most reserved memory spaces (gray shaded areas in *Figure 5*) are protected from access by the user code. When an access this memory space is attempted, an ABORT signal is generated. Depending on the type of access, the ARM processor will enter "prefetch abort" state (Exception vector 0x0000_000C) or "data abort" state (Exception vector 0x0000_000C) or "data abort" state (Exception vector 0x0000_000C). It is up to the application software to manage these abort exceptions.




Figure 5. Memory map

4 Electrical parameters

4.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

4.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A=25^\circ$ C and $T_A=T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

4.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A=25^{\circ}$ C and $V_{DD}=5$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

4.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

4.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.

4.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.

Figure 6. Pin loading conditions Figure 7. Pin input voltage



4.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} - V _{SS}	External 5 V Supply voltage	-0.3	6.0	V
V _{SSA}	Reference ground for A/D converter	V _{SS}	V _{SS}	v
V_{DDA} - V_{SSA}	Reference voltage for A/D converter	erence voltage for A/D converter -0.3 V _{DD} +0.3		V
V _{IN}	Input voltage on any pin	-0.3	-0.3 V _{DD} +0.3	
ا _ک V _{DDx}	Variations between different 5 V power pins	-	0.3	mV
IV _{SSX} - V _{SS} I	Variations between all the different ground pins	-	0.3	ΠV
V _{ESD(HBM)}	Electrostatic discharge voltage (Human Body Model)	see : Absolute n		
V _{ESD(MM)}	Electrostatic discharge voltage (Machine Model)	(electrical sensitivity) on page 36		

Table 5.Voltage characteristics

Table 6. Current characteristics

Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V_{DD} power lines (source) ¹⁾	100	
I _{VSS}	Total current out of V_{SS} ground lines (sink) $^{1)}$	100	
ha	Output current sunk by any I/O and control pin	10	mA
Ι _{ΙΟ}	Output current source by any I/O and control pin	10	ШA
I _{INJ(PIN)} ^{2) & 3)}	Injected current on any other pin 4) &5)	±10	
$\Sigma I_{\rm INJ(PIN)}^{2)}$	Total injected current (sum of all I/O and control pins) 4)	±75	

1. All 5 V power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external 5 V supply

2. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}.


3. Negative injection disturbs the analog performance of the device. See note in Section 4.3.6: 10-bit ADC characteristics on page 43.

4. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ΣI_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

5.) In 144-pin devices, only +10 mA on P0.3, P1.13, P3.6 and P4.13 pins (negative injection not allowed).




57









57

Main oscillator characteristics

 V_{DD} = 5 V \pm 10%, T_A = -40° C to $T_{Amax}\text{,}$ unless otherwise specified.

Cumhal	Deveneter	Conditions		Unit		
Symbol	Parameter	Conditions	Min Typ Max		Unit	
f _{OSC}	Oscillator frequency		4		8	MHz
9 _m	Oscillator transconductance		1.5		4.2	mA/V
V _{OSC} ¹⁾	Oscillation amplitude	$f_{OSC} = 4 \text{ MHz}, T_A = 25^{\circ} \text{ C}$	-	2.4	-	v
VOSC /	Oscillation amplitude	f_{OSC} = 8 MHz, T_A = 25° C		1		v
V _{AV} ¹⁾	Oscillator operating point	Sine wave middle, $T_A = 25^{\circ} C$	-	0.77	-	v
		External crystal, $V_{DD} = 5.5 \text{ V}$, $f_{OSC} = 4 \text{ MHz}$, T_A =-40° C	-	-	12	ms
		External crystal, V_{DD} = 5.0 V, f _{OSC} = 4 MHz, T _A =25 ^o C	-	5.5	-	ms
+. 1)		External crystal, $V_{DD} = 5.5 \text{ V}$, $f_{OSC} = 6 \text{ MHz}$, T_A =-40° C	-	-	8	ms
t _{STUP} 1)	Oscillator start-up time	External crystal, $V_{DD} = 5.0 \text{ V}$, $f_{OSC} = 6 \text{ MHz}$, $T_A = 25^{\circ} \text{ C}$	-	3.3	-	ms
		External crystal, $V_{DD} = 5.5 \text{ V}$, $f_{OSC} = 8 \text{ MHz}$, T_A =-40° C	-	-	7	ms
		External crystal, $V_{DD} = 5.0 \text{ V}$, $f_{OSC} = 8 \text{ MHz}$, $T_A = 25^{\circ} \text{ C}$	-	2.7	-	ms

Table 14. Main oscillator characteristics

RC/backup oscillator characteristics

 V_{DD} = 5V \pm 10%, T_{A} = -40°C to $T_{Amax}\text{,}$ unless otherwise specified.

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	onn
f	RC frequency	High frequency mode 1)		2.35		MHz
† _{RC}	The mequency	$\begin{tabular}{ c c c c c } \hline High frequency mode ^{1)} & 2.35 \\ \hline Low frequency mode ^{1)} & 29 \\ \hline CMU_RCCTL = 0x0 & 3 \\ \hline CMU_RCCTL = 0xF & \\ \hline Ability & Fixed CMU_RCCTL & \\ \hline \end{array}$		kHz		
£	PC high frequency	CMU_RCCTL = 0x0	3			MHz
f _{RCHF}	RC high frequency			2.3	MHz	
£	RC low frequency	CMU_RCCTL = 0x0	35			kHz
f _{RCLF}	no low liequency	CMU_RCCTL = 0xF			30	kHz
f _{RCHFS} 2)	RC high frequency stability	Fixed CMU_RCCTL			10	%
f _{RCLFS} ²⁾	RC low frequency stability	Fixed CMU_RCCTL			23	%
t _{RCSTUP}	RC start-up time	Stable V _{DD} , $f_{RC} = 2.35 \text{ MHz}, T_A = 25^{\circ}\text{C}$		2.35		μs

1) CMU_RCCTL = 0x8

2) RC frequency shift versus average value (%)



NRSTIN pin

The NRSTIN pin input driver is CMOS. A permanent pull-up is present which is the same as R_{PU} (see : *General characteristics on page 38*)


Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.

Table 25. Reset pin characteristics

Symbol	Parameter	Conditions	Min	Typ ¹⁾	Max	Unit
V _{IL(NRSTIN)}	NRSTIN Input low level voltage 1)				$0.3 V_{DD}$	v
V _{IH(NRSTIN)}	NRSTIN Input high level voltage 1)		0.7 V _{DD}			v
V _{hys(NRSTIN)}	NRSTIN Schmitt trigger voltage hysteresis ²⁾			800		mV
V _{F(RSTINn)}	NRSTIN Input filtered pulse ³⁾				500	ns
V _{NF(RSTINn)}	NRSTIN Input not filtered pulse ³⁾		2			μs
V _{RP(RSTINn)}	NRSTIN removal after Power-up ³⁾		100			μs

- 1. Data based on characterization results, not tested in production.
- 2. Hysteresis voltage between Schmitt trigger switching levels.
- 3. Data guaranteed by design, not tested in production.


Figure 19. Recommended NRSTIN pin protection¹⁾



- 1. The R_{PU} pull-up equivalent resistor is based on a resistive transistor.
- 2. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRSTIN pin can go below the V_{IL(NRSTIN)} max. level specified in Table 25. Otherwise the reset will not be taken into account internally.









57

Symbol	Parameter	Conditions	Тур	Max	Unit
IE _T I	Total unadjusted error ¹⁾		1.0	2.0	
IE _O I	Offset error ¹⁾		0.15	1.0	
IE _G I	Gain error ¹⁾		0.97	1.1	LSB
IE _D I	Differential linearity error ¹⁾		0.7	1.0	
ΙΕ _L Ι	Integral linearity error 1)		0.76	1.5	

Table 27.	ADC accuracy with f_{MCLK} = 20 MHz, f_{ADC} =10 MHz, R_{AIN} < 10 k Ω RAIN,
	V _{DDA} =5 V. This assumes that the ADC is calibrated ²⁾

1. ADC accuracy vs. negative injection current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. The effect of negative injection current on robust pins is specified in *Section 4.3.5*.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\mathcal{I}_{INJ(PIN)}$ in *Section 4.3.5* does not affect the ADC accuracy.

2. Calibration is needed once after each power-up.

Figure 21. ADC accuracy characteristics





Figure 22. Typical application with ADC



5 Package characteristics

5.1 Package mechanical data

Figure 24. 100-pin thin quad flat package





Figure 25. 144-pin thin quad flat package







Figure 26. 144-ball low profile fine pitch ball grid array package





5.2 Thermal characteristics

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using the following equation:

(1)

(2)

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JA})$$

Where:

- T_A is the ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$,
- P_{INT} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the chip internal power,
- P_{I/O} represents the power dissipation on input and output pins; user determined.

Most of the time for the applications $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$P_{D} = K / (T_{J} + 273^{\circ}C)$$

Therefore (solving equations 1 and 2):

$$K = P_{D} x (T_{A} + 273^{\circ}C) + \Theta_{JA} x P_{D}^{2}$$
(3)

Where:

K is a constant for the particular part, which may be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J may be obtained by solving equations (1) and (2) iteratively for any value of T_A

Table 28.	Thermal characteristi	cs
		63

Symbol	Description	Package	Value (typical)	Unit
Θ _{JA}	Thermal resistance junction-ambient	LFBGA144	50	
		TQFP144	40	°C/W
		TQFP100	40	



7 Known limitations

7.1 Low power wait for interrupt mode

When the STR73x device is put in Low Power Wait For Interrupt mode (LPWFI), the Flash goes into low power mode or power down mode, depending on the setting of the PWD bit in the Flash Control Register 0 (default is '0', Low Power mode). This default mode can create excessive voltage conditions on the transistor gates and may affect the long term behavior of the Low Power mode circuitry.

Workaround

There is no workaround. If Low Power Wait For Interrupt mode is used, it is strongly suggested to configure the Flash to enter power down mode (bit PWD = '1').

7.2 PLL free running mode at high temperature

When the STR73x device is operated and an ambient temperature (T_A) of more than 55° C and the main system clock (f_{MCLK}) is sourced by the PLL in free running mode, the device may not work properly.

Workaround

At high temperature (more than 55° C), it is recommended to use the internal RC oscillator as a backup clock source rather than the PLL free running mode.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

