



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	36MHz
Connectivity	CANbus, I²C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	72
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/str731fv2t7">https://www.e-xfl.com/product-detail/stmicroelectronics/str731fv2t7</a>

### Flexible clock control

Two clock sources are used to drive the microcontroller, a main clock driven by an external crystal or ceramic resonator and an internal backup RC oscillator that operates at 2 MHz or 32 kHz. The embedded PLL can be configured to generate an internal system clock of up to 36 MHz. The PLL output frequency can be programmed using a wide selection of multipliers and dividers.

### Voltage regulators

The STR73xF requires an external 4.5 to 5.5 V power supply. There are two internal Voltage Regulators for generating the 1.8 V power supply needed by the core and peripherals. The main VR is switched off and the Low Power VR switched on when the application puts the STR73xF in Low Power Wait for Interrupt (LPWFI) mode.

### Low voltage detectors

The voltage regulator and Flash modules each have an embedded LVD that monitors the internal 1.8 V supply. If the voltage drops below a certain threshold, the LVD will reset the STR73xF.

*Note:* An external power-on reset must be provided ensure the microcontroller starts-up correctly.

## 2.1 On-chip peripherals

### CAN interfaces

The three CAN modules are compliant with the CAN specification V2.0 part B (active). The bit rate can be programmed up to 1 MBaud. These are not available in the STR735 and STR736.

### DMA

4 DMA controllers, each with 4 data streams manage memory to memory, peripheral to peripheral, peripheral to memory and memory to peripheral transfers. The DMA requests are connected to TIM timers, BSPI0, BSPI1, BSPI2 and ADC. One of the streams can be configured to be triggered by a software request, independently from any peripheral activity.

### 16-bit timers (TIM)

Each of the ten timers (six in 100-pin devices) have a 16-bit free-running counter with 7-bit prescaler, up to two input capture/output compare functions, a pulse counter function, and a PWM channel with selectable frequency. This provides a total of 16 independent PWMs (12 in 100-pin devices) when added with the PWM modules (see next paragraph).

### PWM modules (PWM)

The six 16-bit PWM modules have independently programmable periods and duty-cycles, with 5+3 bit prescaler factor.

### Timebase timers (TB)

The three 16-bit timebase timers with 8-bit prescaler for general purpose time triggering operations.


### Real-time clock (RTC)

The RTC provides a set of continuously running counters driven by separate clock signal derived from the main oscillator. The RTC can be used as a general timebase or

## 3.2 Pin description

### 3.2.1 STR730F/STR735F (TQFP144)

Figure 3. STR730F/STR735F pin configuration (top view)



**Table 4. STR73xF pin description**

Pin n°	Type	Pin name	Input Level	Input		Output		Main function (after reset)	Alternate function	
				pu	pd	interrupt	Capability			
19	F3	12	P0.14/OCMPB3	I/O	T <sub>T</sub>		2mA	X X	Port 0.14	TIM3: output compare B output
20	F4	13	P0.15/OCMPA3	I/O	T <sub>T</sub>		2mA	X X	Port 0.15	TIM3: output compare A output
21	F5	14	P1.0/OCMPA4	I/O	T <sub>T</sub>		2mA	X X	Port 1.0	TIM4: output compare A output
22	F6	15	P1.1/OCMPB4	I/O	T <sub>T</sub>		2mA	X X	Port 1.1	TIM4: output compare B output
23	G2	16	P1.2/ICAPB4	I/O	T <sub>T</sub>		2mA	X X	Port 1.2	TIM4: input capture B input
24	G3	17	P1.3/ICAPA4	I/O	T <sub>T</sub>		2mA	X X	Port 1.3	TIM4: input capture A input
25	G4		V <sub>SS</sub>	S						Ground
26	H1		V <sub>DD</sub>	S						Supply voltage (5 V)
27	J1		P1.4	I/O	T <sub>T</sub>		2mA	X X	Port 1.4	
28	G5		P1.5	I/O	T <sub>T</sub>		2mA	X X	Port 1.5	
29	K1	18	P1.6/OCMPB1	I/O	T <sub>T</sub>		2mA	X X	Port 1.6	TIM1: output compare B output
30	L1	19	P1.7/OCMPA1	I/O	T <sub>T</sub>		2mA	X X	Port 1.7	TIM1: output compare A output
31	H2	20	P1.8/OCMPA0	I/O	T <sub>T</sub>	INT0	2mA	X X	Port 1.8	TIM0: output compare A output
32	H3	21	P1.9/OCMPB0	I/O	T <sub>T</sub>	INT1	2mA	X X	Port 1.9	TIM0: output compare B output
33	H4	22	P1.10/ICAPB0	I/O	T <sub>T</sub>	WUP28	2mA	X X	Port 1.10	TIM0: input capture B input
34	J2	23	P1.11/ICAPA0	I/O	T <sub>T</sub>	WUP29	2mA	X X	Port 1.11	TIM0: input capture A input
35	J3	24	P1.12/ICAPA1	I/O	T <sub>T</sub>	WUP30	2mA	X X	Port 1.12	TIM1: input capture A input
36	K2	25	P1.13/ICAPB1	I/O	T <sub>T</sub>	WUP31	2mA	X X	Port 1.13	TIM1: input capture B input
37	M1	26	P1.14/CAN0RX	I/O	T <sub>T</sub>	WUP12	2mA	X X	Port 1.14	CAN0: receive data input
38	L2	27	P1.15/CAN0TX	I/O	T <sub>T</sub>		2mA	X X	Port 1.15	CAN0: transmit data output
39	L3	28	P2.0/PWM0	I/O	T <sub>T</sub>		2mA	X X	Port 2.0	PWM0: PWM output
40	K3	29	P2.1/CAN1RX	I/O	T <sub>T</sub>	WUP13	2mA	X X	Port 2.1	CAN1: receive data input
41	M4	30	P2.2/CAN1TX	I/O	T <sub>T</sub>		2mA	X X	Port 2.2	CAN1: transmit data output
42	L4	31	P2.3/PWM1	I/O	T <sub>T</sub>		2mA	X X	Port 2.3	PWM1: PWM output
43	M2	32	P2.4/PWM2	I/O	T <sub>T</sub>		2mA	X X	Port 2.4	PWM2: PWM output
44	M3		P2.5/PWM3	I/O	T <sub>T</sub>		2mA	X X	Port 2.5	PWM3: PWM output
45	K4		P2.6/PWM4	I/O	T <sub>T</sub>		2mA	X X	Port 2.6	PWM4: PWM output
46	J4		P2.7/PWM5	I/O	T <sub>T</sub>		2mA	X X	Port 2.7	PWM5: PWM output
47	M5	33	M0	I	T <sub>T</sub>	pd				BOOT: mode selection 0 input
48	L5	34	RSTIN	I	C <sub>T</sub>	pu				Reset input
49	K5	35	M1	I	T <sub>T</sub>	pd				BOOT: mode selection 1 input

**Table 4. STR73xF pin description**

Pin n°	TQFP144	LFBGA144	TQFP100	Pin name	Type	Input		Output		Main function (after reset)	Alternate function		
						Input Level	pu/pd	interrupt	Capability	OD	PP		
50	J5	36	V <sub>DD</sub>	S								Supply voltage (5 V)	
51	M6	37	V <sub>SS</sub>	S								Ground	
52	M7	38	XTAL1	I								Oscillator amplifier circuit input and internal clock generator input.	
53	H5	39	XTAL2	O								Oscillator amplifier circuit output.	
54	L6	40	V <sub>SS</sub>	S								Ground	
55	K6	41	P2.8/TDO1/CA N2RX	I/O	T <sub>T</sub>				2mA	X	X	Port 2.8	UART1: transmit data output CAN2: receive data input (TQFP100 only)
56	J6	42	P2.9/RDI1/CAN 2TX	I/O	T <sub>T</sub>			WUP14	2mA	X	X	Port 2.9	UART1: receive data input CAN2: transmit data output (TQFP100 only)
57	H6		P2.10	I/O	T <sub>T</sub>			WUP16	2mA	X	X	Port 2.10	
58	G6		P2.11	I/O	T <sub>T</sub>			WUP17	2mA	X	X	Port 2.11	
59	L7		P2.12	I/O	T <sub>T</sub>			INT14	2mA	X	X	Port 2.12	
60	K7		P2.13	I/O	T <sub>T</sub>			INT15	2mA	X	X	Port 2.13	
61	J7	43	P2.14/SCL0	I/O	T <sub>T</sub>			WUP15	2mA	X	X	Port 2.14	I2C0: serial clock
62	H7	44	P2.15/SDA0	I/O	T <sub>T</sub>				2mA	X	X	Port 2.15	I2C0: serial data
63	M8	45	Test	I		pd							Reserved pin. Must be tied to ground
64	L8	46	V <sub>BIAS</sub>	S									Internal RC oscillator bias. A 1.3 MΩ external resistor has to be connected to this pin when a 32 kHz RC oscillator frequency is used.
65	M10	47	V <sub>SS</sub>	S									Ground
66	M11	48	V <sub>DD</sub>	S									Supply voltage (5 V)
67	K8		P3.0/AIN0	I/O	T <sub>T</sub>				2mA	X	X	Port 3.0	ADC: analog input 0
68	J8		P3.1/AIN1	I/O	T <sub>T</sub>				2mA	X	X	Port 3.1	ADC: analog input 1
69	M9		P3.2/AIN2	I/O	T <sub>T</sub>				2mA	X	X	Port 3.2	ADC: analog input 2
70	L9		P3.3/AIN3	I/O	T <sub>T</sub>				2mA	X	X	Port 3.3	ADC: analog input 3
71	K9	49	P3.4/AIN4	I/O	T <sub>T</sub>				2mA	X	X	Port 3.4	ADC: analog input 4 (AIN0 in TQFP100)
72	L10	50	P3.5/AIN5	I/O	T <sub>T</sub>				2mA	X	X	Port 3.5	ADC: Analog input 5 (AIN1 in TQFP100)

**Table 4. STR73xF pin description**

Pin n°			Pin name	Type	Input		Output		Main function (after reset)	Alternate function		
TQFP144	LFBGA144	TQFP100			Input Level	pu/pd	interrupt	Capability	OD			
97	F9		P4.3/ICAPB8	I/O	T <sub>T</sub>		WUP27	2mA	X	X	Port 4.3	TIM8: input capture B input
98	F8		P4.4/CAN2TX	I/O	T <sub>T</sub>			2mA	X	X	Port 4.4	CAN2: transmit data output
99	E12		P4.5/CAN2RX	I/O	T <sub>T</sub>		WUP18	2mA	X	X	Port 4.5	CAN2: receive data input
100	E11	72	P4.6/SCL1	I/O	T <sub>T</sub>		WUP19	2mA	X	X	Port 4.6	I2C1: serial clock
101	C12	73	P4.7/SDA1	I/O	T <sub>T</sub>			2mA	X	X	Port 4.7	I2C1: serial data
102	B12		P4.8/OCMPA8	I/O	T <sub>T</sub>			2mA	X	X	Port 4.8	TIM8: output compare A output
103	E10		P4.9/ICAPB6	I/O	T <sub>T</sub>			2mA	X	X	Port 4.9	TIM6: input capture B input
104	E9	74	P4.10/ICAPA6/I CAPB5	I/O	T <sub>T</sub>		WUP20	2mA	X	X	Port 4.10	TIM6: input capture A input (144-pin pkg only) TIM5: input capture B input (TQFP100 only)
105	D12		P4.11/OCMPB 8	I/O	T <sub>T</sub>			2mA	X	X	Port 4.11	TIM8: output compare B output
106	D11		P4.12/ICAPA9	I/O	T <sub>T</sub>		WUP21	2mA	X	X	Port 4.12	TIM9: input capture A input
107	D10		P4.13/ICAPB9	I/O	T <sub>T</sub>			2mA	X	X	Port 4.13	TIM9: input capture B input
108	C11	75	P4.14/ $\overline{SS}$ 1	I/O	T <sub>T</sub>			2mA	X	X	Port 4.14	BSP11: slave select
109	B11	76	P4.15/SCK1	I/O	T <sub>T</sub>		WUP22	2mA	X	X	Port 4.15	BSP11: serial clock
110	B10	77	P5.0/MOSI1	I/O	T <sub>T</sub>			2mA	X	X	Port 5.0	BSP11: master output/slave input
111	C10	78	P5.1/MISO1	I/O	T <sub>T</sub>			2mA	X	X	Port 5.1	BSP11: master input/Slave output
112	A9		P5.2/OCMPA9	I/O	T <sub>T</sub>			2mA	X	X	Port 5.2	TIM9: output compare A output
113	B9		P5.3/OCMPB9	I/O	T <sub>T</sub>			2mA	X	X	Port 5.3	TIM9: output compare B output
114	C9	79	P5.4/ $\overline{SS}$ 2/PWM 3	I/O	T <sub>T</sub>			2mA	X	X	Port 5.4	BSP12: slave select PWM3: PWM output (TQFP100 only)
115	D9	80	P5.5/SCK2	I/O	T <sub>T</sub>		WUP23	2mA	X	X	Port 5.5	BSP12: serial clock
116	A11	81	P5.6/MOSI2	I/O	T <sub>T</sub>			2mA	X	X	Port 5.6	BSP12: master output/slave input
117	A10	82	P5.7/MISO2	I/O	T <sub>T</sub>			2mA	X	X	Port 5.7	BSP12: master input/slave output
118	A8	83	P5.8/PWM4	I/O	T <sub>T</sub>		INT6	2mA	X	X	Port 5.8	PWM4: PWM output (TQFP100 only)

**Table 4. STR73xF pin description**

Pin n°	TQFP144	LFBGA144	TQFP100	Pin name	Type	Input		Output		Main function (after reset)	Alternate function	
						Input Level	pu/pd	interrupt	Capability	OD	PP	
119	B8	84	P5.9/PWM5	I/O	T <sub>T</sub>			INT7	2mA	X	X	Port 5.9
120	C8	85	P5.10/RDI2	I/O	T <sub>T</sub>			INT8	2mA	X	X	Port 5.10
121	A12	86	P5.11/TDO2	I/O	T <sub>T</sub>			INT9	2mA	X	X	Port 5.11
122	D8	87	P5.12	I/O	T <sub>T</sub>			INT10	2mA	X	X	Port 5.12
123	E8		P5.13	I/O	T <sub>T</sub>			INT11	2mA	X	X	Port 5.13
124	B7		P5.14	I/O	T <sub>T</sub>			INT12	2mA	X	X	Port 5.14
125	A7		P5.15	I/O	T <sub>T</sub>			INT13	2mA	X	X	Port 5.15
126	A6	88	V <sub>18</sub>	S								1.8 V decoupling pin: a decoupling capacitor (recommended value: 100 nF) must be connected between this pin and nearest Vss pin.
127	C7	89	V <sub>SS</sub>	S								Ground
128	D7	90	V <sub>DD</sub>	S								Supply voltage (5 V)
129	E7	91	P6.0	I/O	T <sub>T</sub>			WUP0	8mA	X	X	Port 6.0
130	F7		P6.1	I/O	T <sub>T</sub>			WUP1	2mA	X	X	Port 6.1
131	B6	92	P6.2/RDI3	I/O	T <sub>T</sub>			WUP2	2mA	X	X	Port 6.2
132	C6		P6.3	I/O	T <sub>T</sub>			WUP3	2mA	X	X	Port 6.3
133	D6	93	P6.4/TDO3	I/O	T <sub>T</sub>			WUP4	2mA	X	X	Port 6.4
134	E6		P6.5	I/O	T <sub>T</sub>			WUP5	2mA	X	X	Port 6.5
135	A5	94	P6.6	I/O	T <sub>T</sub>			WUP6	2mA	X	X	Port 6.6
136	B5		P6.7	I/O	T <sub>T</sub>			WUP7	2mA	X	X	Port 6.7
137	C5	95	P6.8/RDI0	I/O	T <sub>T</sub>			WUP10	2mA	X	X	Port 6.8
138	A3	96	P6.9/TDO0	I/O	T <sub>T</sub>				2mA	X	X	Port 6.9
139	A2		P6.10	I/O	T <sub>T</sub>			WUP8	2mA	X	X	Port 6.10
140	D5	97	P6.11/MISO0	I/O	T <sub>T</sub>				2mA	X	X	Port 6.11
141	A4	98	P6.12/MOSI0	I/O	T <sub>T</sub>				2mA	X	X	Port 6.12
142	B4	99	P6.13/SCK0	I/O	T <sub>T</sub>			WUP11	2mA	X	X	Port 6.13
143	C4	100	P6.14/SS0	I/O	T <sub>T</sub>				2mA	X	X	Port 6.14
144	B3		P6.15	I/O	T <sub>T</sub>			WUP9	2mA	X	X	Port 6.15

**Table 7. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-55 to +150	°C
$T_J$	Maximum junction temperature (see <i>Section 5.2: Thermal characteristics on page 48</i> )		

## 4.3 Operating conditions

Subject to general operating conditions for  $V_{DD}$ , and  $T_A$ .

**Table 8. General operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{MCLK}$	Internal CPU and system clock frequency	Accessing SRAM or Flash (zero wait state Flash access up to 36 MHz)	0	36	MHz
$V_{DD}$	Standard Operating Voltage		4.5	5.5	V
$V_{DDA}$	Operating analog reference voltage with respect to ground		4.5	$V_{DD}+0.1$	V
$T_A$	Ambient temperature range	6 partnumber suffix 7 partnumber suffix	-40 -40	85 105	°C

**Table 9. Operating conditions at power-up / power-down**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{VDD}$	$V_{DD}$ rise time rate	Subject to general operating conditions for $T_A$ .	-	20	-	ms/V

### 4.3.1 Supply current characteristics

The current consumption is measured as described in [Figure 6](#) and [Figure 7](#).

#### Total current consumption

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- All peripherals are disabled except if explicitly mentioned.

Subject to general operating conditions for  $V_{DD}$ , and  $T_A$ .

**Table 10. Total current consumption**

Symbol	Parameter	Conditions	Typ <sup>1)</sup>	Max <sup>2)</sup>	Unit
$I_{DD}$	RUN mode <sup>3)</sup>	Formula, $f_{MCLK}$ in MHz, RAM execution	$7 + 1.9 f_{MCLK}$		mA
		$f_{MCLK} = 36$ MHz, RAM execution	76		mA
		$f_{MCLK} = 36$ MHz, Flash execution	86		mA
	WFI mode	$f_{OSC} = 4$ MHz, $f_{MCLK} = f_{OSC}/16 = 250$ kHz Main voltage regulator ON, LP voltage regulator = 2 mA, RTC and WDG on, other modules off.		6.7	mA
		$f_{RC} = \text{high frequency (CMU\_RCCTL= 0x8)},$ $f_{MCLK}= f_{RC}/16,$ LP voltage regulator = 2 mA, other modules off.		220	350
	LPWFI mode	$f_{RC} = \text{high frequency (CMU\_RCCTL= 0x8)},$ $f_{MCLK}= f_{RC}/16,$ LP voltage regulator = 2 mA, other modules off.		220	$\mu A$
		$f_{OSC} = 4$ MHz, RC oscillator on $f_{RC} = \text{high frequency (CMU\_RCCTL= 0x0)}$ LP voltage regulator = 6 mA, RTC and WUT ON, other modules off. Internal wake-up possible.		500	700
		$f_{RC} = \text{high frequency (CMU\_RCCTL= 0xF)},$ LP voltage regulator = 2mA. WUT ON, other modules off. Internal wake-up possible.		150	220
	STOP mode	LP voltage regulator = 2 mA, WIU on, Other modules off, external wake-up.		50	140
	HALT mode	LP voltage regulator = 2 mA.		50	140


1. Typical data are based on  $T_A=25^\circ C$ ,  $V_{DD}=5 V$
2. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $T_A = 25^\circ C$ .
3. I/O in static configuration (not toggling). RUN mode is almost **independent of temperature**. On the contrary RUN mode current is **highly dependent on the application**. The  $I_{DDRUN}$  value can be significantly reduced by the application in the following ways: switch-off unused peripherals (default), reduce peripheral frequency through internal prescaler, fetch the most frequently-used functions from RAM and use low power mode when possible.

### 4.3.2 Clock and timing characteristics

#### Crystal / ceramic resonator oscillator

The STR73xF can operate with a crystal oscillator or resonator clock source. [Figure 12](#) describes a simple model of the internal oscillator driver as well as example of connection for an oscillator or a resonator.

**Figure 12. Crystal oscillator and resonator**



- Note:
- 1 *XTAL2 must not be used to directly drive external circuits.*
  - 2 *For test or boot purpose, XTAL2 can be used as an high impedance input pin to provide an external clock to the device. XTAL1 should be grounded, and XTAL2 connected to a wave signal generator providing a 0 to VDD signal. Directly driving XTAL2 may results in deteriorated jitter and duty cycle.*

**RC/backup oscillator characteristics**

$V_{DD} = 5V \pm 10\%$ ,  $T_A = -40^{\circ}\text{C}$  to  $T_{A\text{max}}$ , unless otherwise specified.

**Table 15. RC oscillator characteristics**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Value</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$f_{RC}$	RC frequency	High frequency mode <sup>1)</sup>		2.35		MHz
		Low frequency mode <sup>1)</sup>		29		kHz
$f_{RCHF}$	RC high frequency	CMU_RCCTL = 0x0	3			MHz
		CMU_RCCTL = 0xF			2.3	MHz
$f_{RCLF}$	RC low frequency	CMU_RCCTL = 0x0	35			kHz
		CMU_RCCTL = 0xF			30	kHz
$f_{RCHFS}$ <sup>2)</sup>	RC high frequency stability	Fixed CMU_RCCTL			10	%
$f_{RCLFS}$ <sup>2)</sup>	RC low frequency stability	Fixed CMU_RCCTL			23	%
$t_{RCSTUP}$	RC start-up time	Stable $V_{DD}$ , $f_{RC} = 2.35$ MHz, $T_A = 25^{\circ}\text{C}$		2.35		$\mu\text{s}$

1) CMU\_RCCTL = 0x8

2) RC frequency shift versus average value (%)

### 4.3.5 I/O port pin characteristics

#### General characteristics

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

**Table 23. I/O static characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	Input low level voltage <sup>1)</sup>	TTL ports			0.8	V
$V_{IH}$	Input high level voltage <sup>1)</sup>		2.0			
$I_{INJ(PIN)}$	Injected current on any I/O pin				$\pm 10$	mA
$\Sigma I_{INJ(PIN)}$ 2)	Total injected current (sum of all I/O and control pins)				$\pm 75$	mA
$I_{Ikg}$	Input leakage current <sup>3)</sup>	$V_{SS} \leq V_{IN} \leq V_{DD}$			$\pm 1$	$\mu A$
$I_S$	Static current consumption <sup>4)</sup>	Floating input mode		200		$\mu A$
$R_{PU}$	Weak pull-up equivalent resistor <sup>5)</sup>	$V_{IN}=V_{SS}$	55	120	220	k $\Omega$
$R_{PD}$	Weak pull-down equivalent resistor <sup>5)</sup>	$V_{IN}=V_{DD}$	55	120	220	k $\Omega$
$C_{IO}$	I/O pin capacitance				5	pF

1. Data based on characterization results, not tested in production.
2. When the current limitation is not possible, the  $V_{IN}$  absolute maximum rating must be respected, otherwise refer to  $I_{INJ(PIN)}$  specification. A positive injection is induced by  $V_{IN}>V_{33}$  while a negative injection is induced by  $V_{IN}<V_{SS}$ . Refer to [Section 4.2 on page 22](#) for more details.
3. Leakage could be higher than max. if negative current is injected on adjacent pins.
4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor. Data based on design simulation and/or technology characteristics, not tested in production.
6. The  $R_{PU}$  pull-up and  $R_{PD}$  pull-down equivalent resistor are based on a resistive transistor (corresponding  $I_{PU}$  and  $I_{PD}$  current characteristics described in [Figure 19](#)).

### NRSTIN pin

The NRSTIN pin input driver is CMOS. A permanent pull-up is present which is the same as  $R_{PU}$  (see : [General characteristics on page 38](#))


Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

**Table 25. Reset pin characteristics**


Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
$V_{IL(NRSTIN)}$	NRSTIN Input low level voltage <sup>1)</sup>		0.7 $V_{DD}$	0.3 $V_{DD}$		V
$V_{IH(NRSTIN)}$	NRSTIN Input high level voltage <sup>1)</sup>					
$V_{hys(NRSTIN)}$	NRSTIN Schmitt trigger voltage hysteresis <sup>2)</sup>			800		mV
$V_{F(RSTINn)}$	NRSTIN Input filtered pulse <sup>3)</sup>				500	ns
$V_{NF(RSTINn)}$	NRSTIN Input not filtered pulse <sup>3)</sup>		2			μs
$V_{RP(RSTINn)}$	NRSTIN removal after Power-up <sup>3)</sup>		100			μs

1. Data based on characterization results, not tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels.
3. Data guaranteed by design, not tested in production.

**Figure 19. Recommended NRSTIN pin protection<sup>1)</sup>**



1. The  $R_{PU}$  pull-up equivalent resistor is based on a resistive transistor.
2. The reset network protects the device against parasitic resets.
3. The user must ensure that the level on the NRSTIN pin can go below the  $V_{IL(NRSTIN)}$  max. level specified in [Table 25](#). Otherwise the reset will not be taken into account internally.

**Figure 20.** NRSTIN  $R_{PU}$  vs.  $V_{DD}$ 

## 5 Package characteristics

### 5.1 Package mechanical data

Figure 24. 100-pin thin quad flat package




Figure 25. 144-pin thin quad flat package




Figure 26. 144-ball low profile fine pitch ball grid array package





Figure 27. Recommended PCB design rules (0.80/0.75mm pitch BGA)



## 5.2 Thermal characteristics

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using the following equation:

$$T_J = T_A + (P_D \times \Theta_{JA}) \quad (1)$$

Where:

- $T_A$  is the ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  is the sum of  $P_{INT}$  and  $P_{I/O}$  ( $P_D = P_{INT} + P_{I/O}$ ),
- $P_{INT}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the chip internal power,
- $P_{I/O}$  represents the power dissipation on input and output pins; user determined.

Most of the time for the applications  $P_{I/O} < P_{INT}$  and may be neglected. On the other hand,  $P_{I/O}$  may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is given by:

$$P_D = K / (T_J + 273°C) \quad (2)$$

Therefore (solving equations 1 and 2):

$$K = P_D \times (T_A + 273°C) + \Theta_{JA} \times P_D^2 \quad (3)$$

Where:

- $K$  is a constant for the particular part, which may be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  may be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$

**Table 28. Thermal characteristics**

Symbol	Description	Package	Value (typical)	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient	LFBGA144	50	°C/W
		TQFP144	40	
		TQFP100	40	

## 6 Order codes

Table 29. Order codes

Partnumber	Flash Kbytes	Package	RAM Kbytes	TIM timers	6x PWM module	CAN periph	A/D chan.	Wake-up lines	I/O ports	Temp. range	
STR730FZ1T6	128	TQFP144 20x20  LFBGA144 10x10	16	10	1	3	16	32	112	-40 to +85°C	
STR730FZ2T6	256										
STR730FZ1H6	128										
STR730FZ2H6	256										
STR735FZ1T6	128			6	1	0	12	18	72		
STR735FZ2T6	256										
STR735FZ1H6	128										
STR735FZ2H6	256										
STR731FV0T6	64	TQFP100 14x14	10	3	1	0	12	18	72	-40 to +105°C	
STR731FV1T6	128										
STR731FV2T6	256										
STR736FV0T6	64										
STR736FV1T6	128	TQFP100 14x14	6	0	1	3	12	18	72		
STR736FV2T6	256										
STR730FZ1T7	128	TQFP144 20x20  LFBGA144 10x10	16	10	1	3	16	32	112	-40 to +105°C	
STR730FZ2T7	256										
STR730FZ1H7	128										
STR730FZ2H7	256										
STR735FZ1T7	128			6	1	0	12	18	72		
STR735FZ2T7	256										
STR735FZ1H7	128										
STR735FZ2H7	256										
STR731FV0T7	64	TQFP100 14x14	10	3	1	0	12	18	72		
STR731FV1T7	128										
STR731FV2T7	256										
STR736FV0T7	64										
STR736FV1T7	128	TQFP100 14x14	6	0	1	3	12	18	72		
STR736FV2T7	256										

## 8 Revision history

**Table 30. Document revision history**

Date	Revision	Description of changes
19-Sep-2005	1	First release
02-Nov-2005	2	Removed Table 8 power consumption in LP modes Updated PLL frequency in <a href="#">Section 1.1</a> and <a href="#">Table 12</a>
08-Mar-2006	3	<a href="#">Section 3.4: Preliminary power consumption data</a> updated <a href="#">Section 3.5: DC electrical characteristics</a> updated <a href="#">Section 7: Known limitations</a> added
04-Jun-2006	4	<a href="#">Section 4: Electrical parameters</a> updated <a href="#">Section 7: Known limitations</a> updated Added temperature range -40°C to 85°C in <a href="#">Section 6: Order codes</a>
19-Jun-2006	5	Changed Flash data retention to 20 years at 85°C in <a href="#">Table 18 on page 34</a> .
08-Sep-2006	6	Changed <a href="#">Table 24: Output driving current on page 39</a> Added <a href="#">Figure 14: VOL standard ports vs IOL @ VDD 5 V</a> thru <a href="#">Figure 18: VOL P6.0 pin vs IOL @ VDD 5 V</a> on page 40. Added <a href="#">Figure 20: NRSTIN RPU vs. VDD</a>
08-Jun-2008	7	Inch values rounded to 4 decimal digits in <a href="#">Section 5.1: Package mechanical data</a> Modified BSPI speed in <a href="#">Section 2.1: On-chip peripherals</a>

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)