

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21321mnsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/32M Group 1. Overview

Table 1.4 Pin Name Information by Pin Number

			I/O Pin Functions for Peripheral Modules					dules
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, Comparator A, Comparator B
1		P4_2						VREF
2	MODE							
3	RESET							
4	XOUT(/XCOUT)	P4_7						
5	VSS/AVSS							
6	XIN(/XCIN)	P4_6						
7	VCC/AVCC							
8		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
9		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
10		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
11		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
12		P4_5	ĪNT0		(RXD2/SCL2)			ADTRG
13		P1_7	ĪNT1	(TRAIO)				IVCMP1
14		P1_6			(CLK0)			LVCOUT2/IVREF1
15		P1_5	(INT1)	(TRAIO)	(RXD0)			
16		P1_4		(TRCCLK)	(TXD0)			
17		P1_3	KI3	TRBO (/TRCIOC)				AN11/LVCOUT1
18		P1_2	KI2	(TRCIOB)				AN10/LVREF
19		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9/LVCMP2
20		P1_0	KI0	(TRCIOD)				AN8/LVCMP1

#### Note:

1. Can be assigned to the pin in parentheses by a program.

R8C/32M Group 1. Overview

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins
	LVREF	I	Comparator A reference voltage input pin
	LVCOUT1, LVCOUT2	0	Comparator A output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	P1_7, I/O CMOS I/O ports. Each port has an I/O se register, allowing each pin in the port to b	
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



R8C/32M Group 3. Memory

# 3. Memory

# 3.1 R8C/32M Group


Figure 3.1 is a Memory Map of R8C/32M Group. The R8C/32M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1.5-Kbyte internal RAM area is allocated addresses 00400h to 009FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

B. W. J.		Internal ROM	Internal RAM		
Part Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21321MNFP, R5F21321MDFP	4 Kbytes	0F000h	_	512 bytes	005FFh
R5F21322MNFP, R5F21322MDFP	8 Kbytes	0E000h	_	1 Kbyte	007FFh
R5F21324MNFP, R5F21324MDFP	16 Kbytes	0C000h	-	1.5 Kbytes	009FFh

Figure 3.1 Memory Map of R8C/32M Group

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	D TO TIGHT ETIABLE TROGISTION O	B102110	0011
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit / Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit / Receive Control Register 0	U0C0	00001000b
00A411	UART0 Transmit / Receive Control Register 1	U0C1	00001000b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit / Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	1		XXh
00ACh	UART2 Transmit / Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit / Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
	OAN 12 Receive Dullet Register	UZKB	
00AFh	LIANTO DE SELETE EL CONTROL DE LA CONTROL DE	110//05	XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			1
			<del>-  </del>
00B6h			
00B6h 00B7h			+
00B7h			
00B7h 00B8h			
00B7h 00B8h 00B9h			
00B7h 00B8h 00B9h 00BAh			
00B7h 00B8h 00B9h 00BAh 00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00B7h 00B8h 00B9h 00BAh	UART2 Special Mode Register 4	U2SMR4	00h 00h
00B7h 00B8h 00B9h 00BAh 00BBh			
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4	U2SMR4	00h

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

	• · · · · · · · · · · · · · · · · · · ·		
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU / IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	<b>J</b>		
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
		SSTDRH	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH SSRDR / ICDRR	
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)		FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
		SSMR2 / SAR	00h
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSIVIR2 / SAR	oon
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			<u> </u>
01B1h			1
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	- Last monory Grando Hogiston	1.01	. 3000/1005
01B4h	Flash Memory Control Register 0	FMR0	00h
01B4fi	Flash Memory Control Register 1	FMR1	00h
01B3fi	Flash Memory Control Register 2	FMR2	
01B6f1 01B7h	i idani Memory Control Register 2	I WINZ	00h
01B8h			_
01B9h			
01BAh			
01BBh			
01BCh			
01BCh 01BDh			
01BCh			

X: Undefined
Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (9) (1) Table 4.9

A ddraga	Dowieter	Cumph of	After Deset
Address 2C00h	Register DTC Transfer Vector Area	Symbol	After Reset XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area	1	XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
00001-	1		XXh
2C6Dh	4		
2C6Eh 2C6Fh			XXh XXh

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) <sup>(1)</sup> **Table 4.10** 

Address	Register	Symbol	After Reset
	DTC Control Data 6	DTCD6	XXh
2C71h		1	XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
	DTC Control Data 9	DTCD9	
2C80fi 2C81h	DTC Control Data 8	DTCD8	XXh
			XXh
2C82h			XXh
2C83h			XXh
2C84h		1	XXh
2C85h		1	XXh
2C86h			XXh
2C87h			XXh
	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
	DTC Control Data 10	DTCD10	XXh
2C91h	DIO COMPONENTA TO	510510	XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch		1	XXh
2C9Dh			XXh
2C9Eh		1	XXh
2C9Fh		1	XXh
	DTC Control Data 12	DTCD12	XXh
2CA1h		<u> </u>	XXh
2CA2h		1	XXh
2CA3h		1	XXh
2CA4h		1	XXh
2CA4fi 2CA5h		1	XXh
2CA5fi 2CA6h		1	XXh
		1	
2CA7h	DTO Control Data 40	DTOD40	XXh
	DTC Control Data 13	DTCD13	XXh
		1	XXh
2CA9h		1	XXh
2CA9h 2CAAh			
2CA9h 2CAAh 2CABh			XXh
2CA9h 2CAAh			
2CA9h 2CAAh 2CABh			XXh
2CA9h 2CAAh 2CABh 2CACh			XXh XXh

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) <sup>(1)</sup> **Table 4.11** 

	` '		
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
	4		
2CB7h	DT0.0 + 1D + 45	DTOD45	XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh	1		XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
	DIC Control Data 16	DICDIO	
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h	Die connerbata ii	210211	XXh
2CCAh	-		XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h	†		XXh
2CD3h			XXh
2CD4h	4		XXh
			AAII
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh	1		XXh
2CDDh	1		XXh
	4		
2CDEh	-		XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h	1		XXh
2CE5h	1		XXh
2CE6h	1		XXh
2CE7h	4		XXh
	DTO Occident Data Of	DTODO	
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh	1		XXh
2CEEh	1		XXh
2CEFh	1		XXh
V. Un defined	<u> </u>		77/11

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

**Recommended Operating Conditions** Table 5.2

Symbol	Parameter			Conditions	Standard			Unit	
Symbol		ган	ametei		Conditions	Min.	Тур.	Max.	Offic
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Vih	Input "H" voltage	Other than	n CMOS inp	ut		0.8 Vcc		Vcc	V
		CMOS	Input level	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	1	Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	=	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc		Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc		Vcc	V
		External c	lock input (λ	(OUT)		1.2	_	Vcc	V
VIL	Input "L" voltage		n CMOS inp			0	-	0.2 Vcc	V
	,	CMOS		Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	1	0.2 Vcc	V
			(I/O port)	Input level selection: 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	1	0.4 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0		0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0		0.55 Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.35 Vcc	V
		External c	l lock input (Σ	(OUT)	1.0 V = V00 \ 2.7 V	0		0.4	V
IOH(sum)	Peak sum output "			pins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum output			pins IOH(avg)		_		-80	mA
IOH(sulli)	Peak output "H" ci					_		-10	mA
IOI (peak)	T cak output 11 c	uncin	Drive capacity Low Drive capacity High			_	_	-40	mA
IOH(avg)	Average output "F	l" current	Drive capacity Fight			_		- <del>4</del> 0	mA
IOH(avg)	Average output 1	Current	Drive capacity High			_		-20	mA
IOL(sum)	Peak sum output '	1 " current		pins IOL(peak)		_		160	mA
IOL(sum)	Average sum output		1	pins IOL(peak)		_		80	mA
IOL(sum)	Peak output "L" cu					_		10	mA
IOL(peak)	Feak Output L Ct	inent	Drive capacity Low Drive capacity High			_		40	mA
IOL(avg)	Average output "L	" current	Drive capa			_		5	mA
IOL(avg)	Average output L	Current	Drive capa			_		20	mA
f(XIN)	XIN clock input os	oillation from		City Flight	2.7 V ≤ Vcc ≤ 5.5 V	_		20	MHz
I(XIN)	Ally clock input os	Ciliation net	quericy		$1.8 \text{ V} \le \text{VCC} \le 3.3 \text{ V}$	_			MHz
f(XCIN)	XCIN clock input of	accillation for	oguene		$1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$ $1.8 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$	=	32.768	5 50	kHz
OCO40M				(3)	2.7 V ≤ Vcc ≤ 5.5 V	32	32.700	40	MHz
	When used as the o		ior timer RC	(9)			_		
fOCO-F	fOCO-F frequency	/			2.7 V ≤ Vcc ≤ 5.5 V	_		20	MHz
	0				$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-		5	MHz
_	System clock freq	uency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
_					1.8 V ≤ Vcc < 2.7 V	=	-	5	MHz
f(BCLK)	CPU clock freque	ncy			2.7 V ≤ Vcc ≤ 5.5 V	-	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	=	ı	5	MHz

- 1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.
   fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5V.

Table 5.3 A/D Converter Characteristics

Symbol	Parameter		Conditions		Standard		Unit	
Symbol	Farameter		Conditions		Min.	Тур.	Max.	Offic
=	Resolution		Vref = AVCC		=	-	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	-	_	±3	LSB
			Vref = AVCC = 3.3 V	AN8 to AN11 input	-	_	±5	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	-	_	±5	LSB
			Vref = AVCC = 2.2 V	AN8 to AN11 input	-	_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	-	_	±2	LSB
			Vref = AVCC = 3.3 V	AN8 to AN11 input	-	_	±2	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	-	_	±2	LSB
			Vref = AVCC = 2.2 V	AN8 to AN11 input	-	_	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVCC} \leq 5.5 \text{ V}^{(2)}$		2	_	20	MHz
			3.2 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	-	16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVCC} \leq 5.5 \text{ V}^{(2)}$		2	-	10	MHz
			2.2 V ≤ Vref = AVCC ≤	5.5 V <sup>(2)</sup>	2	_	5	MHz
_	Tolerance level impedance				1	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = $5.0 \text{ V}$ , $\phi$	AD = 20 MHz	2.2	_	_	μS
		8-bit mode	Vref = AVCC = 5.0 V, φAD = 20 MHz		2.2	_	_	μS
tsamp	Sampling time		φAD = 20 MHz		8.0	_	_	μS
IVref	Vref current		$Vcc = 5 \text{ V}, \text{ XIN} = \text{f1} = \phi \text{AD} = 20 \text{ MHz}$		-	45	_	μΑ
Vref	Reference voltage				2.2	_	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.7	Flash Memory	Data flash Block A to Block D	D) Electrical Characteristics
iubic o.i	i lasti metilory	Data Hash Blook A to Blook L	Licotrioai Oriaracteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
-	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	=	_	μS
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
=	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		-20 <sup>(7)</sup>	-	85	°C
=	Data hold time (8)	Ambient temperature = 55 °C	20	-	-	year

#### Notes:

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0 (2)	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet2_EXT (2)	At the falling of LVCMP2	1.20	1.34	1.48	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
-	Voltage detection 2 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	=	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		=	=	100	μS

#### Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
- 3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/ms

#### Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- 1. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

**Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Countries and	Parameter	Com disting		Linit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V $-20^{\circ}C \le Topr \le 85^{\circ}C$	39.4	40	40.6	MHz
	High-speed on-chip oscillator frequency when	Vcc = 1.8 V to 5.5 V -40°C \le Topr \le 85°C	39.4	40	40.6	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	39.6	40	40.4	MHz
		Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	36.311	36.864	37.417	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8  V to  5.5  V $-40^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	36.311	36.864	37.417	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	36.495	36.864	37.233	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	31.52	32	32.48	MHz
	correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40°C \le Topr \le 85°C	31.52	32	32.48	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	31.68	32	32.32	MHz
	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	100	450	μS
	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	500	_	μΑ

#### Notes:

- 1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μА
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	-	μА

1. Vcc = 1.8 to 5.5 V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.

**Power Supply Circuit Timing Characteristics Table 5.14** 

Symbol	Dorometer	Condition	Ç	Standard	d l	Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during		-	-	2,000	μS
	power-on <sup>(2)</sup>					

- The measurement condition is Vcc = 1.8 to 5.5 V and T<sub>opr</sub> = 25°C.
   Waiting time until the internal power supply generation circuit stabilizes during power-on.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Symbol	_	Parameter	Condition		S	tandard		Unit
Syllibol		arameter	Condition	Condition		Тур.	Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	lон = −20 mA	Vcc - 2.0	=	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Vcc = 5 V	Ioн = -200 μA	1.0	=	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	=	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	=	=	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 5.0 V		0.1	1.2	_	V
Iн	Input "H" cur	rrent	VI = 5 V, Vcc = 5.0 V		=	=	5.0	μА
lı∟	Input "L" cur		VI = 0 V, Vcc = 5.0 V		_	_	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	-	ΜΩ
Rfxcin	Feedback resistance	XCIN			_	8	-	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	_	_	V

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.18 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

0	Demonst		Open distance		Standar	b	l lmit
Symbol	Parameter		Condition	Min.	Typ.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave)	-	5.3	12.5	mA mA
	are Vss		High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_		_	
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIRC = MSTTRD = MSTTRC = 1	-	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	47	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1		15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	_	μΑ

Table 5.30 Electrical Characteristics (6) [1.8 V  $\leq$  Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	neter Condition			Standard		Unit
Cymbol	i arameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8		0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	I	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μΑ
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	40	_	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	=	μА

REVISION HISTORY	R8C/32M Group Datasheet
------------------	-------------------------

Rev.	Date		Description
Nev.	Page		Summary
0.10	Sep 28, 2010	-	First Edition issued
0.20	Feb 15, 2011	34	Table 5.10 revised, Note 2 added
		35	Table 5.12 and Table 5.13 revised
		41	Table 5.17 revised
		49	Table 5.29 revised
1.00	Jun 28, 2011	All pages	"Preliminary", "Under development" deleted
		4	Table 1.3 "(D): Under development" deleted
		27	Table 5.2 revised
		34	Table 5.10 revised
		35	Table 5.12 revised
		43	Table 5.19 revised
		44	Table 5.21 Note 1 added
		47	Table 5.25 revised
		48	Table 5.27 Note 1 added
		51	Table 5.31 revised
		52	Table 5.33 Note 1 added

All trademarks and registered trademarks are the property of their respective owners.