



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	•
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21322mdsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/32M Group 1. Overview

# 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

R8C/32M Group 1. Overview

# 1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.  Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins (1). To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	- 1	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	- 1	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

R8C/32M Group 1. Overview

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins
	LVREF	I	Comparator A reference voltage input pin
	LVCOUT1, LVCOUT2	0	Comparator A output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/32M Group 3. Memory

# 3. Memory

# 3.1 R8C/32M Group


Figure 3.1 is a Memory Map of R8C/32M Group. The R8C/32M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1.5-Kbyte internal RAM area is allocated addresses 00400h to 009FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

B. W. J.		Internal ROM	1	Inte	ernal RAM
Part Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21321MNFP, R5F21321MDFP	4 Kbytes	0F000h	_	512 bytes	005FFh
R5F21322MNFP, R5F21322MDFP	8 Kbytes	0E000h	_	1 Kbyte	007FFh
R5F21324MNFP, R5F21324MDFP	16 Kbytes	0C000h	-	1.5 Kbytes	009FFh

Figure 3.1 Memory Map of R8C/32M Group

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h		CMO	00101000b
	System Clock Control Register 0		
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Control Register	WDTC	
	Watchdog Timer Control Register	WDIC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h	5 1 1 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2		1/F···9
0017h			
0017H			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b <sup>(3)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0020H			
0022h		50.40	201
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
			* *
()()29h	High-Speed On-Chip Oscillator Control Register 4		When Shipping
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA4 FRA5	When Shipping
002Ah 002Bh		FRA4	
002Ah 002Bh 002Ch	High-Speed On-Chip Oscillator Control Register 5	FRA4 FRA5	When Shipping
002Ah 002Bh 002Ch 002Dh	High-Speed On-Chip Oscillator Control Register 5	FRA4 FRA5	When Shipping
002Ah 002Bh 002Ch 002Dh 002Eh	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6	FRA4 FRA5 FRA6	When Shipping When Shipping
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3	FRA4 FRA5 FRA6 FRA6	When Shipping
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register	FRA4 FRA5 FRA6 FRA3 CMPA	When Shipping When Shipping  When shipping  When shipping  00h
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register	FRA4 FRA5 FRA6 FRA6	When Shipping When Shipping When shipping
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3	FRA4 FRA5 FRA6 FRA3 CMPA	When Shipping When Shipping  When shipping  When shipping  00h
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3  Voltage Monitor Circuit / Comparator A Control Register  Voltage Monitor Circuit Edge Select Register	FRA4 FRA5 FRA6 FRA3 CMPA	When Shipping When Shipping  When shipping  When shipping  00h
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1	FRA4 FRA5 FRA6 FRA3 CMPA VCAC	When Shipping When Shipping When shipping O0h 00h 00001000b
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3  Voltage Monitor Circuit / Comparator A Control Register  Voltage Monitor Circuit Edge Select Register	FRA4 FRA5 FRA6 FRA3 CMPA VCAC	When Shipping When Shipping When shipping O0h 000 00001000b 00h 00h
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1	FRA4 FRA5 FRA6 FRA3 CMPA VCAC	When Shipping When Shipping When shipping O0h 00h 00001000b
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2	FRA4 FRA5 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When Shipping When Shipping When Shipping  When shipping  00h  00h  00h  00001000b  00h (4)  00100000b (5)
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1	FRA4 FRA5 FRA6 FRA3 CMPA VCAC	When Shipping When Shipping When shipping O0h 000 00001000b 00h 00h
002Ah 002Bh 002Ch 002Dh 002Eh 002Eh 0030h 0031h 0032h 0033h 0034h 0036h 0036h 0037h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2  Voltage Detection 1 Level Select Register	FRA4 FRA5 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When Shipping When Shipping When Shipping  When shipping  00h  00h  00h  00001000b  00h (4)  00100000b (5)
002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2	FRA4 FRA5 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When Shipping When Shipping When Shipping  When shipping  00h  00h  00h  00001000b  00h (4)  00100000b (5)
002Ah 002Bh 002Ch 002Dh 002Eh 002Eh 0030h 0031h 0032h 0033h 0034h 0036h 0036h 0037h	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6  High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit / Comparator A Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1 Voltage Detect Register 2  Voltage Detection 1 Level Select Register	FRA4 FRA5 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When Shipping When Shipping When Shipping  When shipping  00h  00h  00h  0001000b  00h (4)  00100000b (5)  00000111b

# X: Undefined Notes: 1. The 2. The

- The blank areas are reserved and cannot be accessed by users.

  The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

R8C/32M Group 5. Electrical Characteristics




Figure 5.1 Ports P1, P3, P4 Timing Measurement Circuit

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Llait		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	-	_	times
-	Byte program time		-	80	500	μS
-	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5 + CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	=	-	μS
=	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
=	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time (7)	Ambient temperature = 55°C	20	-	=	year

- Notes:
  1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance
    - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
    - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
  - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
  - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
  - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
  - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
  - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7	Flash Memory	Data flash Block A to Block D	D) Electrical Characteristics
iubic o.i	i lasti metilory	Data Hash Blook A to Blook L	Licotrioai Oriaracteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Ullit
_	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	=	_	μS
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		-20 <sup>(7)</sup>	-	85	°C
=	Data hold time (8)	Ambient temperature = 55 °C	20	-	_	year

#### Notes:

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Cumbal	Doromator	Condition		1.1		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
=	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	-	6	150	μS
=.	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		-	-	100	μS

#### Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20 \text{ to } 85^{\circ}C$  (N version) /  $-40 \text{ to } 85^{\circ}C$  (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Dorometer	Condition		Standard	l	Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
=	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	-	0.07	-	V
		Vdet1_6 to Vdet1_F selected	-	0.10	=	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		-	-	100	μS

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- ${\it 3.} \quad {\it Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.}$
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



R8C/32M Group 5. Electrical Characteristics

**Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Countries and	Parameter	Constitions		Standard		I India
Symbol	Faianicici	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V $-20^{\circ}C \le Topr \le 85^{\circ}C$	39.4	40	40.6	MHz
		Vcc = 1.8 V to 5.5 V -40°C \le Topr \le 85°C	39.4	40	40.6	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	39.6	40	40.4	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(2)</sup>	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	36.311	36.864	37.417	MHz
		Vcc = 1.8  V to  5.5  V $-40^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	36.311	36.864	37.417	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	36.495	36.864	37.233	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	31.52	32	32.48	MHz
	the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40°C \le Topr \le 85°C	31.52	32	32.48	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	31.68	32	32.32	MHz
	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	100	450	μS
	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	500	_	μΑ

#### Notes:

- 1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	-	μА
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ

1. Vcc = 1.8 to 5.5 V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.

**Power Supply Circuit Timing Characteristics Table 5.14** 

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during		-	-	2,000	μS
	power-on <sup>(2)</sup>					

- The measurement condition is Vcc = 1.8 to 5.5 V and T<sub>opr</sub> = 25°C.
   Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Cumbal	Doromotor		Conditions		Stand	1.1		
Symbol	Paramete	Parameter		Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle tim	e		4	1	-	tcyc (2)	
tHI	SSCK clock "H" width	)		0.4	_	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	1	0.6	tsucyc	
trise	SSCK clock rising	Master		=	1	1	tcyc (2)	
	time	Slave		-	1	1	μS	
tFALL	SSCK clock falling	Master		=	_	1	tcyc (2)	
	time	Slave		-	_	1	μS	
tsu	SSO, SSI data input	setup time		100	1	-	ns	
tH	SSO, SSI data input hold time			1	_	=	tcyc (2)	
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns	
top	SSO, SSI data output delay time			=	1	1	tcyc (2)	
tsa	SSI slave access time	е	2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns	
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns	
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns	
			1.8 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns	

<sup>1.</sup> Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

<sup>2.</sup> 1tcyc = 1/f1(s)

R8C/32M Group 5. Electrical Characteristics




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Symbol	_	Parameter	Condition		S	tandard		Unit
Syllibol		arameter			Min.	Тур.	Max.	Offit
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	lон = −20 mA	Vcc - 2.0	=	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Vcc = 5 V	Ioн = -200 μA	1.0	=	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	=	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	=	=	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 5.0 V		0.1	1.2	_	V V
Iн	Input "H" cur	rent	VI = 5 V, Vcc = 5.0 V		=	=	5.0	μА
lıL	Input "L" cur		VI = 0 V, Vcc = 5.0 V		-	-	-5.0	μA
RPULLUP	Pull-up resis	tance	VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	-	ΜΩ
Rfxcin	Feedback resistance	XCIN			_	8	-	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	_	_	V

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

R8C/32M Group 5. Electrical Characteristics

## **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.19 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
Symbol	Parameter		Max.	
tc(XOUT)	XOUT input cycle time		=	ns
twh(xout)	XOUT input "H" width		-	ns
twl(xout)	XOUT input "L" width		-	ns
tc(XCIN)	XCIN input cycle time		=	μS
twh(xcin)	XCIN input "H" width		Ī	μS
twl(xcin)	XCIN input "L" width	7	=	μS




Figure 5.8 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.20 TRAIO Input

Symbol	Parameter	Standard		Unit
	Falanetei		Max.	
tc(TRAIO)	TRAIO input cycle time		=	ns
twh(traio)	TRAIO input "H" width	40	=	ns
tWL(TRAIO)	TRAIO input "L" width	40	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Doromo	Parameter		Standard		
Symbol	Faranie	stel	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	When external clock is selected	300	=	ns	
tW(CKH)	CLKi input "H" width		150	-	ns	
tW(CKL)	CLKi Input "L" width		150	-	ns	
td(C-Q)	TXDi output delay time		=	120	ns	
th(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time		30	-	ns	
th(C-D)	RXDi input hold time		90	-	ns	
td(C-Q)	TXDi output delay time	When internal clock is selected	=	30	ns	
tsu(D-C)	RXDi input setup time		120	-	ns	
th(C-D)	RXDi input hold time		90	-	ns	

i = 0, 2 Note:

1. Vcc = 3 V and  $Topr = -20 \text{ to } 85 \,^{\circ}\text{C}$  (N version)/ $-40 \text{ to } 85 \,^{\circ}\text{C}$  (D version), unless otherwise specified.




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

Symbol	Parameter	Stan	Standard	
Symbol		Min.	Max.	Unit
tW(INH)	INTi input "H" width, Kli input "H" width		-	ns
tW(INL)	NTi input "L" width, Kli input "L" width 380 (2) –		ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5	.33	Serial	Interface

Symbol	Doromo	Parameter		Standard		
Symbol	Faranie	stel	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	When external clock is selected	800	-	ns	
tW(CKH)	CLKi input "H" width		400	-	ns	
tW(CKL)	CLKi input "L" width		400	-	ns	
td(C-Q)	TXDi output delay time		=	200	ns	
th(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time		150	-	ns	
th(C-D)	RXDi input hold time		90	-	ns	
td(C-Q)	TXDi output delay time	When internal clock is selected	=	200	ns	
tsu(D-C)	RXDi input setup time		150	_	ns	
th(C-D)	RXDi input hold time		90	_	ns	

i = 0, 2 Note:

1. Vcc = 2.2 V and  $Topr = -20 \text{ to } 85 \,^{\circ}\text{C}$  (N version)/ $-40 \text{ to } 85 \,^{\circ}\text{C}$  (D version), unless otherwise specified.




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.34 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	Offic
tw(INH)	INTi input "H" width, Kli input "H" width		-	ns
tw(INL)	INTi input "L" width, Kli input "L" width 1000 (2) −		ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.19 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/32M Group Package Dimensions

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY	R8C/32M Group Datasheet
------------------	-------------------------

Rev.	Date	Description	
		Page	Summary
0.10	Sep 28, 2010	-	First Edition issued
0.20	Feb 15, 2011	34	Table 5.10 revised, Note 2 added
		35	Table 5.12 and Table 5.13 revised
		41	Table 5.17 revised
		49	Table 5.29 revised
1.00	Jun 28, 2011	All pages	"Preliminary", "Under development" deleted
		4	Table 1.3 "(D): Under development" deleted
		27	Table 5.2 revised
		34	Table 5.10 revised
		35	Table 5.12 revised
		43	Table 5.19 revised
		44	Table 5.21 Note 1 added
		47	Table 5.25 revised
		48	Table 5.27 Note 1 added
		51	Table 5.31 revised
		52	Table 5.33 Note 1 added

All trademarks and registered trademarks are the property of their respective owners.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.