

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	20
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c51cc02ca-tisum

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Registers

Table 16.PCON RegisterPCON (S:87h)Power Control Register

7	6	5	4	3	2	1	0	
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	
Bit Number	Bit Mnemonic	Description						
7	SMOD1	Serial port N Set to select	lode bit 1 double baud	rate in mode 1	l, 2 or 3.			
6	SMOD0	Serial port M Clear to sele Set to select	lode bit 0 ct SM0 bit in FE bit in SC0	SCON register ON register.	r.			
5	-	Reserved The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.		
4	POF	Power-off F Clear to reco Set by hardw software.	l ag gnize next re rare when V _{CC}	set type. _C rises from 0 t	o its nominal v	/oltage. Can a	lso be set by	
3	GF1	General pur Cleared by u Set by user f	pose Flag ser for genera or general pu	al purpose usa rpose usage.	age.			
2	GF0	General pur Cleared by u Set by user f	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.					
1	PD	Power-down Cleared by h Set to enter	n Mode bit ardware whe power-down r	n reset occurs node.				
0	IDL	Idle Mode b Clear by hard Set to enter i	it dware when i dle mode.	nterrupt or res	et occurs.			

Reset Value = 00X1 0000b Not bit addressable



Registers

Table 18.PSW RegisterPSW (S:D0h)Program Status Word Register

7	6	5	4	3	2	1	0					
CY	AC	F0	RS1	RS0	ov	F1	Р					
Bit Number	Bit Mnemonic	Description	Description									
7	CY	Carry Flag Carry out fro	m bit 1 of ALL	J operands.								
6	AC	Auxiliary Ca Carry out fro	Auxiliary Carry Flag Carry out from bit 1 of addition operands.									
5	F0	User Defina	ble Flag 0									
4 - 3	RS1:0	Register Ba Refer to Tabl	nk Select bits le 17 for bits d	s escription.								
2	OV	Overflow Fla Overflow set	Dverflow Flag Dverflow set by arithmetic operations.									
1	F1	User Defina	ble Flag 1									
0	Ρ	Parity bit Set when AC Cleared whe	C contains ar n ACC contai	n odd number ns an even nu	of 1's. mber of 1's.	Parity bit Set when ACC contains an odd number of 1's. Cleared when ACC contains an even number of 1's.						

Reset Value = 0000 0000b





Examples

```
;* NAME: api rd eeprom byte
;* DPTR contain address to read.
;* Acc contain the reading value
;* NOTE: before execute this function, be sure the EEPROM is not BUSY
api rd eeprom byte:
; Save and clear EA
MOV EECON, #02h; map EEPROM in XRAM space
MOVX A, @DPTR
MOV EECON, #00h; unmap EEPROM
; Restore EA
ret
;* NAME: api_ld_eeprom_cl
;* DPTR contain address to load
;* Acc contain value to load
;* NOTE: in this example we load only 1 byte, but it is possible upto
;* 128 Bytes.
;* before execute this function, be sure the EEPROM is not BUSY
api_ld_eeprom_cl:
; Save and clear EA
MOV EECON, #02h ; map EEPROM in XRAM space
MOVX @DPTR, A
MOVEECON, #00h; unmap EEPROM
; Restore EA
ret
;* NAME: api wr eeprom
;* NOTE: before execute this function, be sure the EEPROM is not BUSY
api wr eeprom:
; Save and clear EA
MOV EECON, #050h
MOV EECON, #0A0h
; Restore EA
ret
```

FM0 Memory Architecture	The Flash memory is made up of 4 blocks (See Figure 13):
	1. The memory array (user space) 16K Bytes
	2. The Extra Row
	3. The Hardware security bits
	4. The column latch registers
User Space	This space is composed of a 16K Bytes Flash memory organized in 128 pages of 128 Bytes. It contains the user's application code.
Extra Row (XRow)	This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain infor- mation for boot loader usage.
Hardware Security Byte	The Hardware security Byte space is a part of FM0 and has a size of 1 byte. The 4 MSB can be read/written by software, the 4 LSB can only be read by software and written by hardware in parallel mode.
Column Latches	The column latches, also part of FM0, have a size of full page (128 Bytes). The column latches are the entrance buffers of the three previous memory locations (user array, XROW and Hardware security byte).
Cross Flash Memory Access Description	The FM0 memory can be programmed as describe on Table 21. Programming FM0 from FM0 is impossible.
	The FM1 memory can be program only by parallel programming.
	Table 21 show all software Flash access allowed.

 Table 21. Cross Flash Memory Access

		Action	FM0 (user Flash)	FM1 (boot Flash)
from		Read	ok	-
uting	5 FM0 (user Flash)	Load column latch	ok	-
Sxecr		Write	-	-
ode e		Read	ok	ok
Ŭ	ပိ FM1 (boot Flash)	Load column latch	ok	-
	-	Write	ok	-









Reading the Flash Spaces

User	The following procedure is used to read the User space:							
	 Read one byte in Accumulator by executing MOVC A,@A+DPTR with A+DPTR is the address of the code byte to read. 							
	Note: FCON must be cleared (00h) when not used.							
Extra Row	The following procedure is used to read the Extra Row space and is summarized in Figure 17:							
	 Map the Extra Row space by writing 02h in FCON register. 							
	 Read one byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 & DPTR= FF80h to FFFFh. 							
	Clear FCON to unmap the Extra Row.							
Hardware Security Byte	The following procedure is used to read the Hardware Security Byte and is sum- marized in Figure 17:							
	 Map the Hardware Security space by writing 04h in FCON register. 							
	 Read the byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 & DPTR= 0000h. 							

• Clear FCON to unmap the Hardware Security Byte.



Operation Cross Memory Access

Space addressable in read and write are:

- RAM
- ERAM (Expanded RAM access by movx)
- EEPROM DATA
- FM0 (user flash)
- Hardware byte
- XROW
- Boot Flash
- Flash Column latch

The table below provides the different kind of memory which can be accessed from different code location.

Table 26. Cross Memory Access

	Action	RAM	ERAM	Boot FLASH	FM0	E ² Data	Hardware Byte	XROW
boot FLASH	Read			ОК	ОК	ОК	ОК	-
	Write			-	OK ⁽¹⁾	OK ⁽¹⁾	OK ⁽¹⁾	OK ⁽¹⁾
FMO	Read			OK	OK	ОК	-OK	-
	Write			-	OK (idle)	OK ⁽¹⁾	-	-OK

Note: 1. RWW: Read While Write

Table 34.SADEN RegisterSADEN (S:B9h)Slave Address Mask Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7 - 0		Mask Data f	or Slave Indiv	vidual Addres	SS		

Reset Value = 0000 0000b Not bit addressable

Table 35.SADDR RegisterSADDR (S:A9h)Slave Address Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7 - 0		Slave Indivi	dual Address	5			

Reset Value = 0000 0000b Not bit addressable

Table 36. SBUF Register SBUF (S:99h)

Serial Data Buffer

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic	Description					
7 - 0		Data sent/re	ceived by Se	erial I/O Port			

Reset Value = 0000 0000b Not bit addressable





Table 37. PCON RegisterPCON (S:87h)Power Control Register

7	6	5	4	3	2	1	0	
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	
Bit Number	Bit Mnemonic	Description						
7	SMOD1	Serial port N Set to select	/lode bit 1 double baud	rate in mode ?	1, 2 or 3.			
6	SMOD0	Serial port M Clear to sele Set to select	Iode bit 0 ct SM0 bit in FE bit in SC0	SCON registe DN register.	r.			
5	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.		
4	POF	Power-off F Clear to reco Set by hardw software.	a g gnize next re rare when V _{CC}	set type. ₂ rises from 0 t	o its nominal v	voltage. Can a	also be set by	
3	GF1	General pur Cleared by u Set by user f	pose Flag ser for genera or general pu	al purpose usa rpose usage.	age.			
2	GF0	General pur Cleared by u Set by user f	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.					
1	PD	Power-dowr Cleared by h Set to enter p	Power-down Mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.					
0	IDL	Idle Mode bi Clear by hard Set to enter i	it dware when in dle mode.	nterrupt or res	et occurs.			

Reset Value = 00X1 0000b Not bit addressable



Table 39. TMOD RegisterTMOD (S:89h)Timer/Counter Mode Control Register

7	6	5	4	3	2	1	0
GATE1	C/T1#	M11	M01	GATE0	С/Т0#	M10	M00

Bit Number	Bit Mnemonic	Description
7	GATE1	Timer 1 Gating Control bit Clear to enable Timer 1 whenever TR1 bit is set. Set to enable Timer 1 only while INT1# pin is high and TR1 bit is set.
6	C/T1#	Timer 1 Counter/Timer Select bit Clear for Timer operation: Timer 1 counts the divided-down system clock. Set for Counter operation: Timer 1 counts negative transitions on external pin T1.
5	M11	Timer 1 Mode Select bits
4	M01	M11 M01 Operating mode 0 0 Mode 0: 8-bit Timer/Counter (TH1) with 5bit prescaler (TL1). 0 1 Mode 1: 16-bit Timer/Counter. 1 1 Mode 3: Timer 1 halted. Retains count. 1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL1). ⁽¹⁾
3	GATE0	Timer 0 Gating Control bit Clear to enable Timer 0 whenever TR0 bit is set. Set to enable Timer/Counter 0 only while INT0# pin is high and TR0 bit is set.
2	C/T0#	Timer 0 Counter/Timer Select bit Clear for Timer operation: Timer 0 counts the divided-down system clock. Set for Counter operation: Timer 0 counts negative transitions on external pin T0.
1	M10	Timer 0 Mode Select bit M10 M00 Operating mode 0 0 Mode 0: 8-bit Timer/Counter (TH0) with 5bit prescaler (TL0). 0 1 Mode 0: 1: 10 bit Timer/Counter
0	M00	 1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL0).⁽²⁾ 1 1 Mode 3: TL0 is an 8-bit Timer/Counter. TH0 is an 8-bit Timer using Timer 1's TR0 and TF0 bits.

Reset Value = 0000 0000b

Notes: 1. Reloaded from TH1 at overflow.

2. Reloaded from TH0 at overflow.

Table 40. TH0 RegisterTH0 (S:8Ch)Timer 0 High Byte Register



Reset Value = 0000 0000b

Programmable Clock-Output

In clock-out mode, Timer 2 operates as a 50%-duty-cycle, programmable clock generator (Figure 30). The input clock increments TL2 at frequency $f_{OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, Timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency depending on the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

 $Clock - OutFrequency = \frac{FT2clock}{4 \times (65536 - RCAP2H/RCAP2L)}$

For a 16 MHz system clock in x1 mode, Timer 2 has a programmable frequency range of 61 Hz ($f_{OSC}/2^{16}$) to 4 MHz ($f_{OSC}/4$). The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or different depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.









number of following data bytes in the "Data field". In a remote frame, the DLC contains the number of requested data bytes. The "Data field" that follows can hold up to 8 data bytes. The frame integrity is guaranteed by the following "Cyclic Redundant Check (CRC)" sum. The "ACKnowledge (ACK) field" compromises the ACK slot and the ACK delimiter. The bit in the ACK slot is sent as a recessive bit and is overwritten as a dominant bit by the receivers which have at this time received the data correctly. Correct messages are acknowledged by the receivers regardless of the result of the acceptance test. The end of the message is indicated by "End Of Frame (EOF)". The "Intermission Frame Space (IFS)" is the minimum number of bits separating consecutive messages. If there is no following bus access by any node, the bus remains idle.

CAN Extended Frame



Figure 33. CAN Extended Frames



Figure 36. CAN Controller Block Diagram



CAN Controller Mailbox and Registers Organization

The pagination allows management of the 91 registers including 80(4 x 20) Bytes of mailbox via 32 SFRs.

All actions on the message object window SFRs apply to the corresponding message object registers pointed by the message object number find in the Page message object register (CANPAGE) as illustrate in Figure 37.



Figure 39. CAN Controller Interrupt Structure



To enable a transmission interrupt:

- Enable General CAN IT in the interrupt system register
- Enable interrupt by message object, EICHi
- Enable transmission interrupt, ENTX

To enable a reception interrupt:

- Enable General CAN IT in the interrupt system register
- Enable interrupt by message object, EICHi
- Enable reception interrupt, ENRX

To enable an interrupt on message object error:

- Enable General CAN IT in the interrupt system register
- Enable interrupt by message object, EICHi
- Enable interrupt on error, ENERCH

To enable an interrupt on general error:

- Enable General CAN IT in the interrupt system register
- Enable interrupt on error, ENERG

Table 68. CANPAGE RegisterCANPAGE (S:B1h) – CAN Message Object Page Register

7	e	6	5	4	3	2	1	0	
-	-	-	CHNB 1	CHNB 0	AINC	INDX2	INDX1	INDX0	
Bit Numb	ber	Bit I	Inemonic	Description					
7 - 6			-	Reserved The values re bits.	ad from these	bits are indet	erminate. Do i	not set these	
5 - 4		С	HNB3:0	Selection of Message Object Number The available numbers are: 0 to 3(See Figure 37).					
3	3 A		AINC		Auto Increment of the Index (Active Low) 0 - auto-increment of the index (default value). 1 - non-auto-increment of the index.				
2 - 0		I	NDX2:0	Index Byte location Figure 37).	of the data fie	eld for the defi	ned message	object (See	

Reset Value = xx00 0000b

 Table 69. CANCONCH Register

 CANCONCH (S:B3h) – CAN Message Object Control and DLC Register

7	6		5	4	3	2	1	0
CONCH 1	CONC	CH 0	RPLV	IDE	DLC 3	DLC 2	DLC 1	DLC 0
Bit Numb	er	Bit N	Inemonic	Description				
7 - 6		CONCH1:0		Configuration of Message Object CONCH1 CONCH0 0 0: disable 0 1: Launch transmission 1 0: Enable Reception 1 1: Enable Reception Buffer NOTE: The user must re-write the configuration to enable the corresponding bit in the CANEN1:2 registers.				able the
5			RPLV	Reply valid Used in the a 0 - reply not r 1 - reply read	automatic reply ready. ly & valid.	/ mode after r	eceiving a ren	note frame
4			IDE	Identifier Ex 0 - CAN stan 1 - CAN stan	tension dard rev 2.0 A dard rev 2.0 E	(ident = 11 b (ident = 29 b	its). its).	
3 - 0			DLC3:0	Data Length Number of B The range of This value is frame). If the expecte appears in th	Code ytes in the dat DLC is from (updated wher ed DLC differs e CANSTCH	a field of the r) up to 8. n a frame is re from the inco register.	message. eceived (data o ming DLC, a v	or remote

No default value after reset





Table 84. CANIDM2 Register for V2.0 Part BCANIDM2 for V2.0 Part B (S:C5h)CAN Identifier Mask Registers 2

7	6		5	4	3	2	1	0
IDMSK 20	IDMS	K 19	IDMSK 18	IDMSK 17	IDMSK 16	IDMSK 15	IDMSK 14	IDMSK 13
Bit Numb	er	Bit I	Vinemonic	Description				
7 - 0		IDI	MSK20:13	IDentifier Ma 0 - compariso 1 - bit compa See Figure 4	ask Value⁽¹⁾ on true forced rison enabled 3.			

Note: 1. The ID Mask is only used for reception.

No default value after reset.

Table 85. CANIDM3 Register for V2.0 Part BCANIDM3 for V2.0 Part B (S:C6h)CAN Identifier Mask Registers 3

7	(6	5	4	3	2	1	0
IDMSK 12	IDMS	SK 11	IDMSK 10	IDMSK 9	IDMSK 8	IDMSK 7	IDMSK 6	IDMSK 5
Bit Numb	er	Bit	Mnemonic	Description				
7 - 0		ID	MSK12:5	IDentifier Ma 0 - compariso 1 - bit compa See Figure 4	isk Value on true forced. rison enabled 3.			

Note: The ID Mask is only used for reception.

No default value after reset.

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each combination.

IPH.x	IPL.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

Table 108. Priority Level bit Values

A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, See Table 109.

Table 109. Interrupt Priority Within Leve	Table 109.	Interrupt	Priority	Within	Leve
---	------------	-----------	----------	--------	------

Interrupt Name	Interrupt Address Vector	Interrupt Number	Polling Priority
External interrupt (INT0)	0003h	1	1
Timer0 (TF0)	000Bh	2	2
External interrupt (INT1)	0013h	3	3
Timer 1 (TF1)	001Bh	4	4
PCA (CF or CCFn)	0033h	7	5
UART (RI or TI)	0023h	5	6
Timer 2 (TF2)	002Bh	6	7
CAN (Txok, Rxok, Err or OvrBuf)	003Bh	8	8
ADC (ADCI)	0043h	9	9
CAN Timer Overflow (OVRTIM)	004Bh	10	10



Table 113. IPH1 RegisterIPH1 (S:F7h)Interrupt high priority Register 1

7	6	5	4	3	2	1	0
-	-	-	-		POVRH	PADCH	PCANH
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.	
6	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.	
5	-	Reserved The value re	ad from this b	bit is indetermi	nate. Do not s	et this bit.	
4	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.	
3	-	Reserved The value re	ad from this b	bit is indetermi	nate. Do not s	et this bit.	
2	POVRH	Timer Overr POVRH P 0 0 1 1	un Interrupt OVRLPriority 0 Lowest 1 0 1 Highest	Priority Level <u>v level</u>	Most Signifi	cant bit	
1	PADCH	ADC Interru PADCH PA 0 0 1 1	pt Priority Le ADCL Priority 0 Lowest 1 0 1 Highest	evel Most Sig <u>/ level</u>	nificant bit		
0	PCANH	CAN Interru PCANH P 0 0 1 1	pt Priority Le CANLPriority 0 Lowest 1 0 1 Highest	evel Most Sig <u>v level</u>	nificant bit		

Reset Value = XXXX X000b



For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \geq \pm$ 20mA.

Clock Waveforms

Valid in normal clock mode. In X2 Mode XTAL2 must be changed to XTAL2/2.

Flash/EEPROM Memory

Table 120. Memory AC Timing

 V_{cc} = 3.0V to 5.5V, T_A = -40°C to +85°C

Symbol	Parameter	Min	Тур	Max	Unit
T _{BHBL}	Flash/EEPROM Internal Busy (Programming) Time		13	17	ms
N _{FCY}	Number of Flash/EEPROM Erase/Write Cycles	100 000			cycles
T _{FDR}	Flash/EEPROM Data Retention Time	10			years

Figure 63. Flash Memory - Internal Busy Waveforms



A/D Converter

Table 121. AC Parameters for A/D Conversion

Symbol	Parameter	Min	Тур	Max	Unit
T _{SETUP}		4			μs
ADC Clock Frequency			700		KHz



PLCC28

28 PINS PLCC



		MM	IN	СН
A	4, 20	4, 57	, 165	, 180
A 1	2, 29	3, 04	, 090	, 120
D	12, 32	12, 57	, 485	, 495
D 1	11, 43	11, 58	, 450	, 456
D2	9, 91	10, 92	, 390	, 430
E	12, 32	12, 57	, 485	, 495
E 1	11, 43	11, 58	, 450	, 456
E2	9, 91	10, 92	, 390	, 430
e	1, 27	BSC	, 050	BSC
н	1, 07	1, 42	, 042	, 056
J	0,51	-	, 020	_
К	0, 33	0, 53	, 013	, 021
Nd	7			7
Ne	7			7
P	KG STD	00		



Table of Contents	Features	1
	Description	2
	Block Diagram	2
	Pin Configurations	3
	Pin Description	5
	I/O Configurations	7
	Port Structure	7
	Read-Modify-Write Instructions	8
	Quasi Bi-directional Port Operation	8
	SFR Mapping	10
	Clock	16
	Description	16
	Register	19
	Power Management	20
	Reset Pin	20
	At Power-up (cold reset)	20
	During a Normal Operation (Warm Reset)	21
	Watchdog Reset	21
	Reset Recommendation to Prevent Flash Corruption	22
	Idle Mode	22
	Power-down Mode	22
	Registers	25
	Data Memory	
	Internal Space	26
	Dual Data Pointer	
	Registers	29
	EEPROM Data Memory	31
	Write Data in the Column Latches	31
	Programming	
	Read Data	
	Examples	
	Registers	

