

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	128000
Total RAM Bits	9732096
Number of I/O	400
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6vcx130t-1ffg784c

Virtex-6 CXT FPGA Documentation

In addition to the data sheet information found herein, complete and up-to-date documentation of the Virtex-6 family of FPGAs is available on the Xilinx website and available for download:

Virtex-6 FPGA Configuration Guide ([UG360](#))

This all-encompassing configuration guide includes chapters on configuration interfaces (serial and parallel), multi-bitstream management, bitstream encryption, boundary-scan and JTAG configuration, and reconfiguration techniques.

Virtex-6 FPGA SelectIO Resources User Guide ([UG361](#))

This guide describes the SelectIO™ resources available in all the Virtex-6 CXT devices.

Virtex-6 FPGA Clocking Resources User Guide ([UG362](#))

This guide describes the clocking resources available in all the Virtex-6 CXT devices, including the MMCM and clock buffers.

Virtex-6 FPGA Memory Resources User Guide ([UG363](#))

This guide describes the Virtex-6 CXT device block RAM and FIFO capabilities.

Virtex-6 FPGA CLB User Guide ([UG364](#))

This guide describes the capabilities of the configurable logic blocks (CLB) available in all Virtex-6 CXT devices.

Virtex-6 FPGA DSP48E1 Slice User Guide ([UG369](#))

This guide describes the architecture of the DSP48E1 slice in Virtex-6 CXT FPGAs and provides configuration examples.

Virtex-6 FPGA GTX Transceivers User Guide ([UG366](#))

This guide describes the GTX transceivers available in all the Virtex-6 CXT FPGAs.

Virtex-6 FPGA Tri-Mode Ethernet MAC User Guide ([UG368](#))

This guide describes the dedicated tri-mode Ethernet media access controller (TEMAC) available in all the Virtex-6 CXT FPGAs.

Virtex-6 FPGA Data Sheet: DC and Switching Characteristics ([DS152](#))

Reference this data sheet when considering device migration to the Virtex-6 LXT and SXT families. It contains the DC and Switching Characteristic specifications specifically for the Virtex-6 LXT and SXT families.

Virtex-6 FPGA Packaging and Pinout Specifications ([UG365](#))

These specifications includes the tables for device/package combinations and maximum I/Os, pin definitions, pinout tables, pinout diagrams, mechanical drawings, and thermal specifications of the Virtex-6 LXT and SXT families. Reference these specifications when considering device migration to the Virtex-6 LXT and SXT families.

Configuration Bitstream Overview for CXT Devices

This section contains two tables similar to those in the *Virtex-6 FPGA Configuration Guide* only updated for the CXT family. The Virtex-6 CXT FPGA bitstream contains commands to the FPGA configuration logic as well as configuration data.

Table 3 gives a typical bitstream length and **Table 4** gives the specific device ID codes for the Virtex-6 CXT devices.

Table 3: Virtex-6 CXT FPGA Bitstream Length

Device	Total Number of Configuration Bits
XC6VCX75T	26,239,328
XC6VCX130T	43,719,776
XC6VCX195T	61,552,736
XC6VCX240T	73,859,552

Table 4: Virtex-6 CXT FPGA Device ID Codes

Device	ID Code (Hex)
XC6VCX75T	0x042C4093
XC6VCX130T	0x042CA093
XC6VCX195T	0x042CC093
XC6VCX240T	0x042D0093

CLB Overview for CXT Devices

Table 5, updated specifically for the CXT family from a similar table in the *Virtex-6 FPGA CLB User Guide*, shows the available resources in all Virtex-6 CXT FPGA CLBs.

Table 5: Virtex-6 CXT FPGA Logic Resources Available in All CLBs

Device	Total Slices	SLICELs	SLICEMs	Number of 6-Input LUTs	Maximum Distributed RAM (Kb)	Shift Register (Kb)	Number of Flip-Flops
XC6VCX75T	11,640	7,460	4,180	46,560	1045	522.5	93,120
XC6VCX130T	20,000	13,040	6,960	80,000	1740	870	160,000
XC6VCX195T	31,200	19,040	12,160	124,800	3140	1570	249,600
XC6VCX240T	37,680	23,080	14,600	150,720	3770	1885	301,440

Regional Clock Management for CXT Devices

Table 6, updated from the *Virtex-6 FPGA Clocking Resources User Guide* specifically for the CXT family, shows the number of clock regions in all Virtex-6 CXT FPGA CLBs.

Table 6: Virtex-6 CXT FPGA Clock Regions

Device	Number of Clock Regions
XC6VCX75T	6
XC6VCX130T	10
XC6VCX195T	10
XC6VCX240T	12

CXT Packaging Specifications

Table 7, updated from the *Virtex-6 FPGA Packaging and Pinout Specifications* specifically for the CXT family, shows the number of GTX transceiver I/O channels. **Table 8** shows the number of available I/Os and the number of differential I/O pairs for each Virtex-6 device/package combination.

Table 7: Number of Serial Transceivers (GTs) I/O Channels/Device

I/O Channels	Device			
	CX75T ⁽¹⁾	CX130T ⁽²⁾	CX195T ⁽³⁾	CX240T ⁽⁴⁾
MGTRXP	8 or 12	8, 12, or 16	12 or 16	12 or 16
MGTRXN	8 or 12	8, 12, or 16	12 or 16	12 or 16
MGTTXP	8 or 12	8, 12, or 16	12 or 16	12 or 16
MGTTXN	8 or 12	8, 12, or 16	12 or 16	12 or 16

Notes:

1. The XC6VCX75T has 8 GTX I/O channels in the FF484/FFG484 package and 12 GTX I/O channels in the FF784/FFG784 package.
2. The XC6VCX130T has 8 GTX I/O channels in the FF484/FFG484 package, 12 GTX I/O channels in the FF784/FFG784 package, and 16 GTX I/O channels in the FF1156/FFG1156 package.
3. The XC6VCX195T has 12 GTX I/O channels in the FF784/FFG784 package and 16 GTX I/O channels in the FF1156/FFG1156 package.
4. The XC6VCX240T has 12 GTX I/O channels in the FF784/FFG784 package and 16 GTX I/O channels in the FF1156/FFG1156 package.

Table 8: Available I/O Pin/Device/Package Combinations

Virtex-6 CXT Device	User I/O Pins	Virtex-6 CXT FPGA Package		
		FF484	FF784	FF1156
XC6VCX75T	Available User I/Os	240	360	–
	Differential I/O Pairs	120	180	–
XC6VCX130T	Available User I/Os	240	400	600
	Differential I/O Pairs	120	200	300
XC6VCX195T	Available User I/Os	–	400	600
	Differential I/O Pairs	–	200	300
XC6VCX240T	Available User I/Os	–	400	600
	Differential I/O Pairs	–	200	300

GTX Transceivers in CXT Devices

CXT devices have between 8 to 16 gigabit transceiver circuits. Each GTX transceiver is a combined transmitter and receiver capable of operating at a data rate between 480 Mb/s and 3.75 Gb/s. Lower data rates can be achieved using FPGA logic-based oversampling. The transmitter and receiver are independent circuits that use separate PLLs to multiply the reference frequency input by certain programmable numbers between 2 and 25, to become the bit-serial data clock. Each GTX transceiver has a large number of user-definable features and parameters. All of these can be defined during device configuration, and many can also be modified during operation.

FF784 Package Placement Diagrams

Figure 4 through Figure 6 show the placement diagrams for the GTX transceivers in the FF784 package.

Note: Unbonded locations in the FF784 package are:

- CX130T: X0Y0, X0Y1, X0Y2, X0Y3
- CX195T: X0Y0, X0Y1, X0Y2, X0Y3
- CX240T: X0Y0, X0Y1, X0Y2, X0Y3




Figure 4: Placement Diagram for the FF784 Package
(1 of 3)

Figure 5: Placement Diagram for the FF784 Package
(2 of 3)

Quiescent Supply Current: Important Note

Typical values for quiescent supply current are specified at nominal voltage, 85°C junction temperatures (T_j). Xilinx recommends analyzing static power consumption at $T_j = 85^\circ\text{C}$ because the majority of designs operate near the high end of the commercial temperature range. Quiescent supply current is specified by speed grade for Virtex-6 CXT devices. Use the XPOWER™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified in Table 12.

Table 12: Typical Quiescent Supply Current

Symbol	Description	Device	Speed and Temperature Grade		Units
			-2 (C & I)	-1 (C & I)	
I_{CCINTQ}	Quiescent V_{CCINT} supply current	XC6VCX75T	927	927	mA
		XC6VCX130T	1563	1563	mA
		XC6VCX195T	2059	2059	mA
		XC6VCX240T	2478	2478	mA
I_{CCOQ}	Quiescent V_{CCO} supply current	XC6VCX75T	1	1	mA
		XC6VCX130T	1	1	mA
		XC6VCX195T	1	1	mA
		XC6VCX240T	2	2	mA
I_{CCAUXQ}	Quiescent V_{CCAUX} supply current	XC6VCX75T	45	45	mA
		XC6VCX130T	75	75	mA
		XC6VCX195T	113	113	mA
		XC6VCX240T	135	135	mA

Notes:

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T_j). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

SelectIO™ DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 15: SelectIO DC Input and Output Levels

I/O Standard	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
	V , Min	V , Max	V , Min	V , Max	V , Max	V , Min	mA	mA
LVCMOS25, LVDCI25	-0.3	0.7	1.7	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	Note(3)	Note(3)
LVCMOS18, LVDCI18	-0.3	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.3$	0.45	$V_{CCO} - 0.45$	Note(4)	Note(4)
LVCMOS15, LVDCI15	-0.3	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.3$	25% V_{CCO}	75% V_{CCO}	Note(4)	Note(4)
LVCMOS12	-0.3	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.3$	25% V_{CCO}	75% V_{CCO}	Note(5)	Note(5)
HSTL I_12	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	25% V_{CCO}	75% V_{CCO}	6.3	6.3
HSTL I ⁽²⁾	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	8	-8
HSTL II ⁽²⁾	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	16	-16
HSTL III ⁽²⁾	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	24	-8
DIFF HSTL I ⁽²⁾	-0.3	50% $V_{CCO} - 0.1$	50% $V_{CCO} + 0.1$	$V_{CCO} + 0.3$	-	-	-	-
DIFF HSTL II ⁽²⁾	-0.3	50% $V_{CCO} - 0.1$	50% $V_{CCO} + 0.1$	$V_{CCO} + 0.3$	-	-	-	-
SSTL2 I	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCO} + 0.3$	$V_{TT} - 0.61$	$V_{TT} + 0.61$	8.1	-8.1
SSTL2 II	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCO} + 0.3$	$V_{TT} - 0.81$	$V_{TT} + 0.81$	16.2	-16.2
DIFF SSTL2 I	-0.3	50% $V_{CCO} - 0.15$	50% $V_{CCO} + 0.15$	$V_{CCO} + 0.3$	-	-	-	-
DIFF SSTL2 II	-0.3	50% $V_{CCO} - 0.15$	50% $V_{CCO} + 0.15$	$V_{CCO} + 0.3$	-	-	-	-
SSTL18 I	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.3$	$V_{TT} - 0.47$	$V_{TT} + 0.47$	6.7	-6.7
SSTL18 II	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.3$	$V_{TT} - 0.60$	$V_{TT} + 0.60$	13.4	-13.4
DIFF SSTL18 I	-0.3	50% $V_{CCO} - 0.125$	50% $V_{CCO} + 0.125$	$V_{CCO} + 0.3$	-	-	-	-
DIFF SSTL18 II	-0.3	50% $V_{CCO} - 0.125$	50% $V_{CCO} + 0.125$	$V_{CCO} + 0.3$	-	-	-	-
SSTL15	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	$V_{TT} - 0.175$	$V_{TT} + 0.175$	14.3	14.3

Notes:

- Tested according to relevant specifications.
- Applies to both 1.5V and 1.8V HSTL.
- Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
- Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
- Supported drive strengths of 2, 4, 6, or 8 mA.
- For detailed interface specific DC voltage levels, see the *Virtex-6 FPGA SelectIO Resources User Guide*.

Table 26 summarizes the DC specifications of the clock input of the GTX transceiver. Consult the *Virtex-6 FPGA GTX Transceivers User Guide* for further details.

Table 26: GTX Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V_{IDIFF}	Differential peak-to-peak input voltage		210	800	2000	mV
R_{IN}	Differential input resistance		90	100	130	Ω
C_{EXT}	Required external AC coupling capacitor		–	100	–	nF

GTX Transceiver Switching Characteristics

Consult *Virtex-6 FPGA GTX Transceivers User Guide* for further information.

Table 27: GTX Transceiver Performance

Symbol	Description	Speed Grade		Units
		-2	-1	
F_{GTXMAX}	Maximum GTX transceiver data rate	3.75	3.75	Gb/s
$F_{GPLLMAX}$	Maximum PLL frequency	2.5	2.5	GHz
$F_{GPLLMIN}$	Minimum PLL frequency	1.2	1.2	GHz

Table 28: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
$F_{GTXDRPCLK}$	GTXDRPCLK maximum frequency	100	100	MHz

Table 29: GTX Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F_{GCLK}	Reference clock frequency range		67.5	–	375	MHz
T_{RCLK}	Reference clock rise time	20% – 80%	–	200	–	ps
T_{FCLK}	Reference clock fall time	80% – 20%	–	200	–	ps
T_{DCREF}	Reference clock duty cycle	Transceiver PLL only	45	50	55	%
T_{LOCK}	Clock recovery frequency acquisition time	Initial PLL lock	–	–	1	ms
T_{PHASE}	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock	–	–	200	μ s




Figure 13: Reference Clock Timing Parameters

Table 30: GTX Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Conditions	Speed Grade		Units
			-2	-1	
F_{TXOUT}	TXOUTCLK maximum frequency	Internal 20-bit data path	187.5	187.5	MHz
		Internal 16-bit data path	234.38	234.38	MHz
F_{RXREC}	RXRECCCLK maximum frequency	Internal 20-bit data path	187.5	187.5	MHz
		Internal 16-bit data path	234.38	234.38	MHz
T_{RX}	RXUSRCLK maximum frequency		234.38	234.38	MHz
T_{RX2}	RXUSRCLK2 maximum frequency	1 byte interface	376	312.5	MHz
		2 byte interface	234.38	234.38	MHz
		4 byte interface	117.19	117.19	MHz
T_{TX}	TXUSRCLK maximum frequency		234.38	234.38	MHz
T_{TX2}	TXUSRCLK2 maximum frequency	1 byte interface	376	312.5	MHz
		2 byte interface	234.38	234.38	MHz
		4 byte interface	117.19	117.19	MHz

Notes:

- Clocking must be implemented as described in *Virtex-6 FPGA GTX Transceivers User Guide*.

Table 31: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F_{GTXTX}	Serial data rate range		0.480	–	F_{GTXMAX}	Gb/s
T_{RTX}	TX Rise time	20%–80%	–	120	–	ps
T_{FTX}	TX Fall time	80%–20%	–	120	–	ps
T_{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		–	–	350	ps
$V_{TXOOBVDP}$	Electrical idle amplitude		–	–	15	mV
$T_{TXOOBTRANSITION}$	Electrical idle transition time		–	–	75	ns
$T_{J3.75}$	Total Jitter ⁽²⁾⁽³⁾	3.75 Gb/s	–	–	0.34	UI
$D_{J3.75}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.16	UI
$T_{J3.125}$	Total Jitter ⁽²⁾⁽³⁾	3.125 Gb/s	–	–	0.2	UI
$D_{J3.125}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.1	UI
$T_{J3.125L}$	Total Jitter ⁽²⁾⁽³⁾	3.125 Gb/s ⁽⁴⁾	–	–	0.35	UI
$D_{J3.125L}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.16	UI
$T_{J2.5}$	Total Jitter ⁽²⁾⁽³⁾	2.5 Gb/s ⁽⁵⁾	–	–	0.20	UI
$D_{J2.5}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.08	UI
$T_{J1.25}$	Total Jitter ⁽²⁾⁽³⁾	1.25 Gb/s ⁽⁶⁾	–	–	0.15	UI
$D_{J1.25}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.06	UI
T_{J600}	Total Jitter ⁽²⁾⁽³⁾	600 Mb/s	–	–	0.1	UI
D_{J600}	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.03	UI

Table 31: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T _{J480}	Total Jitter ⁽²⁾⁽³⁾	480 Mb/s	–	–	0.1	UI
D _{J480}	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.03	UI

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX transceiver sites.
2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of $1e^{-12}$.
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.

Table 32: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
F _{GTXRX}	Serial data rate	RX oversampler not enabled	0.600	–	F _{GTXMAX}	Gb/s
		RX oversampler enabled	0.480	–	0.600	Gb/s
T _{RXELECIDLE}	Time for RXELECIDLE to respond to loss or restoration of data			–	75	–
R _{XOOBVDPP}	OOB detect threshold peak-to-peak			60	–	150
R _{XSS}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated @ 33 KHz		–5000	–	0
R _{XRL}	Run length (CID)	Internal AC capacitor bypassed			–	512
R _{XPPMTOL}	Data/REFCLK PPM offset tolerance	CDR 2 nd -order loop disabled		–200	–	200
		CDR 2 nd -order loop enabled		–2000	–	2000
SJ Jitter Tolerance⁽²⁾						
JT_SJ _{3.75}	Sinusoidal Jitter ⁽³⁾	3.75 Gb/s		0.44	–	–
JT_SJ _{3.125}	Sinusoidal Jitter ⁽³⁾	3.125 Gb/s		0.45	–	–
JT_SJ _{3.125L}	Sinusoidal Jitter ⁽³⁾	3.125 Gb/s ⁽⁴⁾		0.45	–	–
JT_SJ _{2.5}	Sinusoidal Jitter ⁽³⁾	2.5 Gb/s ⁽⁵⁾		0.5	–	–
JT_SJ _{1.25}	Sinusoidal Jitter ⁽³⁾	1.25 Gb/s ⁽⁶⁾		0.5	–	–
JT_SJ ₆₇₅	Sinusoidal Jitter ⁽³⁾	675 Mb/s		0.4	–	–
JT_SJ ₄₈₀	Sinusoidal Jitter ⁽³⁾	480 Mb/s		0.4	–	–
SJ Jitter Tolerance with Stressed Eye⁽²⁾						
JT_TJSE _{3.125}	Total Jitter with Stressed Eye ⁽⁷⁾	3.125 Gb/s		0.70	–	–
JT_SJSE _{3.125}	Sinusoidal Jitter with Stressed Eye ⁽⁷⁾	3.125 Gb/s		0.1	–	–

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a bit-error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.
7. Composite jitter with RX equalizer enabled. DFE disabled.

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-6 CXT devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 25](#).

Table 35: Interface Performances

Description	Speed Grade	
	-2	-1
Networking Applications		
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	650 Mb/s	625 Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 10)	1.25 Gb/s	1.0 Gb/s
SDR LVDS receiver (SFI-4.1) ⁽¹⁾	650 Mb/s	625 Mb/s
DDR LVDS receiver (SFI-4.2) ⁽¹⁾	1.0 Gb/s	0.9 Gb/s
Maximum Physical Interface (PHY) Rate for Memory Interfaces⁽²⁾⁽³⁾		
DDR2	666 Mb/s	666 Mb/s
DDR3	800 Mb/s	666 Mb/s
QDR II + SRAM	250 MHz	250 MHz

Notes:

1. LVDS receivers are typically bounded with certain applications where specific DPA algorithms dominate deterministic performance.
2. Based on Xilinx memory characterization platforms designed according to the guidelines in the *Virtex-6 FPGA Memory Interface Solutions User Guide*.
3. Consult the *Virtex-6 FPGA Memory Interface Solutions Data Sheet* for performance and feature information on memory interface cores (controller plus PHY).

IOB Pad Input/Output/3-State Switching Characteristics

Table 38 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

T_{IOP} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 39 summarizes the value of T_{IOTPHZ} . T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

Table 38: IOB Switching Characteristics

I/O Standard	T_{IOP}		T_{IOOP}		T_{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-2	-1	-2	-1	-2	-1		
LVDS_25	1.09	1.09	1.68	1.68	1.68	1.68	ns	
LVDSEXT_25	1.09	1.09	1.84	1.84	1.84	1.84	ns	
HT_25	1.09	1.09	1.78	1.78	1.78	1.78	ns	
BLVDS_25	1.09	1.09	1.67	1.67	1.67	1.67	ns	
RSDS_25 (point to point)	1.09	1.09	1.68	1.68	1.68	1.68	ns	
HSTL_I	1.06	1.06	1.73	1.73	1.73	1.73	ns	
HSTL_II	1.06	1.06	1.74	1.74	1.74	1.74	ns	
HSTL_III	1.06	1.06	1.71	1.71	1.71	1.71	ns	
HSTL_I_18	1.06	1.06	1.75	1.75	1.75	1.75	ns	
HSTL_II_18	1.06	1.06	1.81	1.81	1.81	1.81	ns	
HSTL_III_18	1.06	1.06	1.71	1.71	1.71	1.71	ns	
SSTL2_I	1.06	1.06	1.77	1.77	1.77	1.77	ns	
SSTL2_II	1.06	1.06	1.72	1.72	1.72	1.72	ns	
SSTL15	1.06	1.06	1.71	1.71	1.71	1.71	ns	
LVCMOS25, Slow, 2 mA	0.66	0.66	6.01	6.01	6.01	6.01	ns	
LVCMOS25, Slow, 4 mA	0.66	0.66	3.79	3.79	3.79	3.79	ns	
LVCMOS25, Slow, 6 mA	0.66	0.66	3.08	3.08	3.08	3.08	ns	
LVCMOS25, Slow, 8 mA	0.66	0.66	2.72	2.72	2.72	2.72	ns	
LVCMOS25, Slow, 12 mA	0.66	0.66	2.17	2.17	2.17	2.17	ns	
LVCMOS25, Slow, 16 mA	0.66	0.66	2.29	2.29	2.29	2.29	ns	
LVCMOS25, Slow, 24 mA	0.66	0.66	2.02	2.02	2.02	2.02	ns	
LVCMOS25, Fast, 2 mA	0.66	0.66	6.04	6.04	6.04	6.04	ns	
LVCMOS25, Fast, 4 mA	0.66	0.66	3.82	3.82	3.82	3.82	ns	
LVCMOS25, Fast, 6 mA	0.66	0.66	2.99	2.99	2.99	2.99	ns	
LVCMOS25, Fast, 8 mA	0.66	0.66	2.65	2.65	2.65	2.65	ns	
LVCMOS25, Fast, 12 mA	0.66	0.66	2.08	2.08	2.08	2.08	ns	
LVCMOS25, Fast, 16 mA	0.66	0.66	2.13	2.13	2.13	2.13	ns	
LVCMOS25, Fast, 24 mA	0.66	0.66	1.99	1.99	1.99	1.99	ns	

Table 38: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}		T _{IOOP}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-2	-1	-2	-1	-2	-1		
LVPECL_25	1.09	1.09	1.65	1.65	1.65	1.65	ns	
HSTL_I_12	1.06	1.06	1.78	1.78	1.78	1.78	ns	
HSTL_I_DCI	1.06	1.06	1.66	1.66	1.66	1.66	ns	
HSTL_II_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
HSTL_II_T_DCI	1.06	1.06	1.66	1.66	1.66	1.66	ns	
HSTL_III_DCI	1.06	1.06	1.62	1.62	1.62	1.62	ns	
HSTL_I_DCI_18	1.06	1.06	1.68	1.68	1.68	1.68	ns	
HSTL_II_DCI_18	1.06	1.06	1.62	1.62	1.62	1.62	ns	
HSTL_II_T_DCI_18	1.06	1.06	1.68	1.68	1.68	1.68	ns	
HSTL_III_DCI_18	1.06	1.06	1.69	1.69	1.69	1.69	ns	
DIFF_HSTL_I_18	1.09	1.09	1.75	1.75	1.75	1.75	ns	
DIFF_HSTL_I_DCI_18	1.09	1.09	1.68	1.68	1.68	1.68	ns	
DIFF_HSTL_I	1.09	1.09	1.73	1.73	1.73	1.73	ns	
DIFF_HSTL_I_DCI	1.09	1.09	1.66	1.66	1.66	1.66	ns	
DIFF_HSTL_II_18	1.09	1.09	1.81	1.81	1.81	1.81	ns	
DIFF_HSTL_II_DCI_18	1.09	1.09	1.62	1.62	1.62	1.62	ns	
DIFF_HSTL_II_T_DCI_18	1.09	1.09	1.68	1.68	1.68	1.68	ns	
DIFF_HSTL_II	1.09	1.09	1.74	1.74	1.74	1.74	ns	
DIFF_HSTL_II_DCI	1.09	1.09	1.68	1.68	1.68	1.68	ns	
SSTL2_I_DCI	1.06	1.06	1.70	1.70	1.70	1.70	ns	
SSTL2_II_DCI	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL2_II_T_DCI	1.06	1.06	1.70	1.70	1.70	1.70	ns	
SSTL18_I	1.06	1.06	1.75	1.75	1.75	1.75	ns	
SSTL18_II	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL18_I_DCI	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL18_II_DCI	1.06	1.06	1.63	1.63	1.63	1.63	ns	
SSTL18_II_T_DCI	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL15_T_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
SSTL15_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
DIFF_SSTL2_I	1.09	1.09	1.77	1.77	1.77	1.77	ns	
DIFF_SSTL2_I_DCI	1.09	1.09	1.70	1.70	1.70	1.70	ns	
DIFF_SSTL2_II	1.09	1.09	1.72	1.72	1.72	1.72	ns	
DIFF_SSTL2_II_DCI	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL2_II_T_DCI	1.09	1.09	1.70	1.70	1.70	1.70	ns	
DIFF_SSTL18_I	1.09	1.09	1.75	1.75	1.75	1.75	ns	
DIFF_SSTL18_I_DCI	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL18_II	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL18_II_DCI	1.09	1.09	1.63	1.63	1.63	1.63	ns	

Table 38: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}		T _{IOOP}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-2	-1	-2	-1	-2	-1		
DIFF_SSTL18_II_T_DCI	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL15	1.06	1.06	1.71	1.71	1.71	1.71	ns	
DIFF_SSTL15_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
DIFF_SSTL15_T_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	

Table 39: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

Symbol	Description	Speed Grade		Units
		-2	-1	
T _{IOTPHZ}	T input to Pad high-impedance	0.99	0.99	ns

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 40 shows the test setup parameters used for measuring input delay.

Table 40: Input Delay Measurement Methodology

Description	I/O Standard Attribute	V _L ⁽¹⁾⁽²⁾	V _H ⁽¹⁾⁽²⁾	V _{MEAS} (1,4,5)	V _{REF} (1,3,5)
LVCMOS, 2.5V	LVCMOS25	0	2.5	1.25	—
LVCMOS, 1.8V	LVCMOS18	0	1.8	0.9	—
LVCMOS, 1.5V	LVCMOS15	0	1.5	0.75	—
HSTL (High-Speed Transceiver Logic), Class I & II	HSTL_I, HSTL_II	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.75
HSTL, Class III	HSTL_III	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
HSTL, Class III 1.8V	HSTL_III_18	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	1.08
SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V	SSTL3_I, SSTL3_II	V _{REF} - 1.00	V _{REF} + 1.00	V _{REF}	1.5
SSTL, Class I & II, 2.5V	SSTL2_I, SSTL2_II	V _{REF} - 0.75	V _{REF} + 0.75	V _{REF}	1.25
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
LVDS (Low-Voltage Differential Signaling), 2.5V	LVDS_25	1.2 - 0.125	1.2 + 0.125	0 ⁽⁶⁾	—
LVDSEXT (LVDS Extended Mode), 2.5V	LVDSEXT_25	1.2 - 0.125	1.2 + 0.125	0 ⁽⁶⁾	—
HT (HyperTransport), 2.5V	LDT_25	0.6 - 0.125	0.6 + 0.125	0 ⁽⁶⁾	—

Notes:

- The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
- Input waveform switches between V_L and V_H.
- Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
- Input voltage level from which measurement starts.
- This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in Figure 14.
- The value given is the differential output voltage.

Table 41: Output Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	R _{REF} (Ω)	C _{REF} ⁽¹⁾ (pF)	V _{MEAS} (V)	V _{REF} (V)
HT (HyperTransport), 2.5V	LDT_25	100	0	0 ⁽²⁾	0.6
LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V	LVPECL_25	100	0	0 ⁽²⁾	0
LVDCI/HSLVDCI, 2.5V	LVDCI_25, HSLVDCI_25	1M	0	1.25	0
LVDCI/HSLVDCI, 1.8V	LVDCI_18, HSLVDCI_18	1M	0	0.9	0
LVDCI/HSLVDCI, 1.5V	LVDCI_15, HSLVDCI_15	1M	0	0.75	0
HSTL (High-Speed Transceiver Logic), Class I & II, with DCI	HSTL_I_DC1, HSTL_II_DC1	50	0	V _{REF}	0.75
HSTL, Class III, with DCI	HSTL_III_DC1	50	0	0.9	1.5
HSTL, Class I & II, 1.8V, with DCI	HSTL_I_DC1_18, HSTL_II_DC1_18	50	0	V _{REF}	0.9
HSTL, Class III, 1.8V, with DCI	HSTL_III_DC1_18	50	0	1.1	1.8
SSTL (Stub Series Termination Logic), Class I & II, 1.8V, with DCI	SSTL18_I_DC1, SSTL18_II_DC1	50	0	V _{REF}	0.9
SSTL, Class I & II, 2.5V, with DCI	SSTL2_I_DC1, SSTL2_II_DC1	50	0	V _{REF}	1.25

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

Input/Output Logic Switching Characteristics

Table 42: ILOGIC Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
Setup/Hold				
T _{ICE1CK/TICKCE1}	CE1 pin Setup/Hold with respect to CLK	0.27/0.04	0.27/0.04	ns
T _{ISRCK/TICKSR}	SR pin Setup/Hold with respect to CLK	0.96/-0.10	0.96/-0.10	ns
T _{IDOCK/TIOCKD}	D pin Setup/Hold with respect to CLK without Delay	0.10/0.54	0.10/0.54	ns
T _{IDOCKD/TIOCKDD}	DDLY pin Setup/Hold with respect to CLK (using IODELAY)	0.14/0.42	0.14/0.40	ns
Combinatorial				
T _{IDI}	D pin to O pin propagation delay, no Delay	0.20	0.20	ns
T _{IDID}	DDLY pin to O pin propagation delay (using IODELAY)	0.25	0.25	ns
Sequential Delays				
T _{IDLO}	D pin to Q1 pin using flip-flop as a latch without Delay	0.64	0.64	ns
T _{IDLOD}	DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY)	0.68	0.68	ns
T _{ICKQ}	CLK to Q outputs	0.71	0.71	ns
T _{RQ_ILOGIC}	SR pin to OQ/TQ out	1.15	1.15	ns
T _{GSRQ_ILOGIC}	Global Set/Reset to Q outputs	10.51	10.51	ns
Set/Reset				
T _{RPW_ILOGIC}	Minimum Pulse Width, SR inputs	1.20	1.20	ns, Min

Table 43: OLOGIC Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
Setup/Hold				
T _{ODCK} /T _{OCKD}	D1/D2 pins Setup/Hold with respect to CLK	0.54/-0.11	0.54/-0.11	ns
T _{OOCCK} /T _{OCKOCE}	OCE pin Setup/Hold with respect to CLK	0.22/-0.05	0.22/-0.05	ns
T _{OSRCK} /T _{OCKSR}	SR pin Setup/Hold with respect to CLK	0.71/-0.29	0.71/-0.29	ns
T _{OTCK} /T _{OCKT}	T1/T2 pins Setup/Hold with respect to CLK	0.56/-0.10	0.56/-0.10	ns
T _{OTCECK} /T _{OCKTCE}	TCE pin Setup/Hold with respect to CLK	0.21/-0.05	0.21/-0.05	ns
Combinatorial				
T _{DOQ}	D1 to OQ out or T1 to TQ out	1.01	1.01	ns
Sequential Delays				
T _{OCKQ}	CLK to OQ/TQ out	0.71	0.71	ns
T _{RQ}	SR pin to OQ/TQ out	1.05	1.05	ns
T _{GSRQ}	Global Set/Reset to Q outputs	10.51	10.51	ns
Set/Reset				
T _{RPW}	Minimum Pulse Width, SR inputs	1.20	1.20	ns, Min

Input Serializer/Deserializer Switching Characteristics

Table 44: ISERDES Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
Setup/Hold for Control Lines				
T _{ISCKC_BITSILIP} /T _{ISCKC_BITSILIP}	BITSLIP pin Setup/Hold with respect to CLKDIV	0.09/0.17	0.09/0.17	ns
T _{ISCKC_CE} / T _{ISCKC_CE} ⁽²⁾	CE pin Setup/Hold with respect to CLK (for CE1)	0.27/0.04	0.27/0.04	ns
T _{ISCKC_CE2} / T _{ISCKC_CE2} ⁽²⁾	CE pin Setup/Hold with respect to CLKDIV (for CE2)	-0.06/0.31	-0.06/0.31	ns
Setup/Hold for Data Lines				
T _{ISDCK_D} /T _{ISCKD_D}	D pin Setup/Hold with respect to CLK	0.09/0.11	0.09/0.11	ns
T _{ISDCK_DDLY} /T _{ISCKD_DDLY}	DDLY pin Setup/Hold with respect to CLK (using IODELAY) ⁽¹⁾	0.14/0.07	0.14/0.07	ns
T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR}	D pin Setup/Hold with respect to CLK at DDR mode	0.09/0.11	0.09/0.11	ns
T _{ISDCK_DDLY_DDR} T _{ISCKD_DDLY_DDR}	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) ⁽¹⁾	0.14/0.07	0.14/0.07	ns
Sequential Delays				
T _{ISCKO_Q}	CLKDIV to out at Q pin	0.75	0.75	ns
Propagation Delays				
T _{ISDO_DO}	D input to DO output pin	0.25	0.25	ns

Notes:

1. Recorded at 0 tap value.
2. T_{ISCKC_CE2} and T_{ISCKC_CE2} are reported as T_{ISCKC_CE}/T_{ISCKC_CE} in a TRACE report.

Block RAM and FIFO Switching Characteristics

Table 50: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
Block RAM and FIFO Clock-to-Out Delays				
T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾	Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾	2.08	2.39	ns, Max
	Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾	0.75	0.86	ns, Max
T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG}	Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾	3.30	3.79	ns, Max
	Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾	0.86	0.98	ns, Max
T _{RCKO_CASC} and T _{RCKO_CASC_REG}	Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾	3.18	3.65	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾	1.58	1.81	ns, Max
T _{RCKO_FLAGS}	Clock CLK to FIFO flags outputs ⁽⁶⁾	0.91	1.05	ns, Max
T _{RCKO_POINTERS}	Clock CLK to FIFO pointers outputs ⁽⁷⁾	1.09	1.25	ns, Max
T _{RCKO_RDCOUNT}	Clock CLK to FIFO Read Counter	1.09	1.25	ns, Max
T _{RCKO_WRCOUNT}	Clock CLK to FIFO Write Counter	1.09	1.25	ns, Max
T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG}	Clock CLK to BITERR (with output register)	0.76	0.87	ns, Max
	Clock CLK to BITERR (without output register)	2.84	3.26	ns, Max
T _{RCKO_PARITY_ECC}	Clock CLK to ECCPARITY in ECC encode only mode	1.06	1.21	ns, Max
T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG}	Clock CLK to RDADDR output with ECC (without output register)	0.90	1.03	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.92	1.06	ns, Max
Setup and Hold Times Before/After Clock CLK				
T _{RCKC_ADDR} /T _{RCKC_ADDR}	ADDR inputs ⁽⁸⁾	0.62/0.32	0.72/0.37	ns, Min
T _{RDCK_DI} /T _{RCKD_DI}	DIN inputs ⁽⁹⁾	1.11/0.34	1.28/0.39	ns, Min
T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC}	DIN inputs with block RAM ECC in standard mode ⁽⁹⁾	0.59/0.34	0.68/0.39	ns, Min
	DIN inputs with block RAM ECC encode only ⁽⁹⁾	0.85/0.34	0.97/0.39	ns, Min
	DIN inputs with FIFO ECC in standard mode ⁽⁹⁾	1.02/0.34	1.17/0.39	ns, Min
T _{RCKC_CLK} /T _{RCKC_CLK}	Inject single/double bit error in ECC mode	1.20/0.29	1.38/0.33	ns, Min
T _{RCKC_RDEN} /T _{RCKC_RDEN}	Block RAM Enable (EN) input	0.41/0.30	0.47/0.34	ns, Min
T _{RCKC_REGCE} /T _{RCKC_REGCE}	CE input of output register	0.22/0.31	0.25/0.35	ns, Min
T _{RCKC_RSTREG} /T _{RCKC_RSTREG}	Synchronous RSTREG input	0.28/0.26	0.32/0.29	ns, Min
T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM}	Synchronous RSTRAM input	0.41/0.27	0.47/0.31	ns, Min
T _{RCKC_WE} /T _{RCKC_WE}	Write Enable (WE) input (block RAM only)	0.52/0.35	0.60/0.40	ns, Min
T _{RCKC_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.55/0.30	0.64/0.34	ns, Min
T _{RCKC_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.55/0.30	0.63/0.34	ns, Min
Reset Delays				
T _{RCO_FLAGS}	Reset RST to FIFO Flags/Pointers ⁽¹⁰⁾	1.10	1.27	ns, Max
T _{RCKC_RSTREG} /T _{RCKC_RSTREG}	FIFO reset timing ⁽¹¹⁾	0.28/0.26	0.32/0.29	ns, Min

Table 55: Regional Clock Switching Characteristics (BUFR)

Symbol	Description	Speed Grade		Units
		-2	-1	
T_{BRCKO_O}	Clock to out delay from I to O	0.75	0.75	ns
		0.75	0.75	ns
		0.75	0.75	ns
		0.75	0.75	ns
$T_{BRCKO_O_BYP}$	Clock to out delay from I to O with Divide Bypass attribute set	0.37	0.37	ns
		0.37	0.37	ns
		0.37	0.37	ns
		0.37	0.37	ns
T_{BRDO_O}	Propagation delay from CLR to O	0.83	0.83	ns
Maximum Frequency				
F_{MAX}	Regional clock tree (BUFR)	300	300	MHz

Table 56: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade		Units
		-2	-1	
T_{BHCKO_O}	BUFH delay from I to O	0.13	0.13	ns
$T_{BHCKC_CE}/T_{BHCKC_CE}$	CE pin Setup and Hold	0.05/0.05	0.05/0.05	ns
Maximum Frequency				
F_{MAX}	Horizontal clock buffer (BUFH)	700	700	MHz

MMCM Switching Characteristics

Table 57: MMCM Specification

Symbol	Description	Speed Grade		Units
		-2	-1	
F_{INMAX}	Maximum Input Clock Frequency ⁽¹⁾	700	700	MHz
F_{INMIN}	Minimum Input Clock Frequency	10	10	MHz
$F_{INJITTER}$	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max		
F_{INDUTY}	Allowable Input Duty Cycle: 10—49 MHz	25/75		%
	Allowable Input Duty Cycle: 50—199 MHz	30/70		%
	Allowable Input Duty Cycle: 200—399 MHz	35/65		%
	Allowable Input Duty Cycle: 400—499 MHz	40/60		%
	Allowable Input Duty Cycle: >500 MHz	45/55		%
F_{MIN_PSCLK}	Minimum Dynamic Phase Shift Clock Frequency	0.01	0.01	MHz
F_{MAX_PSCLK}	Maximum Dynamic Phase Shift Clock Frequency	450	450	MHz
F_{VCOMIN}	Minimum MMCM VCO Frequency	600	600	MHz
F_{VCOMAX}	Maximum MMCM VCO Frequency	1200	1200	MHz
$F_{BANDWIDTH}$	Low MMCM Bandwidth at Typical ⁽²⁾	1.00	1.00	MHz
	High MMCM Bandwidth at Typical ⁽²⁾	4.00	4.00	MHz

Table 57: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade		Units
		-2	-1	
T _{STATPHAOFFSET}	Static Phase Offset of the MMCM Outputs ⁽³⁾	0.12	0.12	ns
T _{OUTJITTER}	MMCM Output Jitter ⁽⁴⁾	Note 1		
T _{OUTDUTY}	MMCM Output Clock Duty Cycle Precision ⁽⁵⁾	0.20	0.20	ns
T _{LOCKMAX}	MMCM Maximum Lock Time	100	100	μs
F _{OUTMAX}	MMCM Maximum Output Frequency	700	700	MHz
F _{OUTMIN}	MMCM Minimum Output Frequency ⁽⁶⁾⁽⁷⁾	4.69	4.69	MHz
T _{EXTFDVAR}	External Clock Feedback Variation	< 20% of clock input period or 1 ns Max		
RST _{MINPULSE}	Minimum Reset Pulse Width	1.5	1.5	ns
F _{PFDMAX}	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized ⁽⁸⁾	450	450	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300	300	MHz
F _{PFDMIN}	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	135	135	MHz
	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	10.00	10.00	MHz
T _{FBDELAY}	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle		
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and Hold of Phase Shift Enable	1.04/0.00	1.04/0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	Setup and Hold of Phase Shift Increment/Decrement	1.04/0.00	1.04/0.00	ns
T _{MMCMCKO_PSDONE}	Phase Shift Clock-to-Out of PSDONE	0.38	0.38	ns

Notes:

1. When DIVCLK_DIVIDE = 3 or 4, F_{INMAX} is 315 MHz.
2. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
3. The static offset is measured between any MMCM outputs with identical phase.
4. Values for this parameter are available in the Architecture Wizard.
5. Includes global clock buffer.
6. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.
7. When CASCADE4_OUT = TRUE, F_{OUTMIN} is 0.036 MHz.
8. In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

Virtex-6 CXT Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 58](#). Values are expressed in nanoseconds unless otherwise noted.

Table 58: Global Clock Input to Output Delay Without MMCM

Symbol	Description	Device	Speed Grade		Units
			-2	-1	
LVCMS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM.					
TICKOF	Global Clock input and OUTFF <i>without</i> MMCM	XC6VCX75T	5.88	5.88	ns
		XC6VCX130T	6.00	6.00	ns
		XC6VCX195T	6.13	6.13	ns
		XC6VCX240T	6.13	6.13	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 59: Global Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade		Units
			-2	-1	
LVCMS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM.					
TICKOFMMCMGC	Global Clock Input and OUTFF <i>with</i> MMCM	XC6VCX75T	2.77	2.77	ns
		XC6VCX130T	2.78	2.78	ns
		XC6VCX195T	2.78	2.78	ns
		XC6VCX240T	2.79	2.79	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 60: Clock-Capable Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade		Units
			-2	-1	
LVCMS25 Clock-capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM.					
TICKOFMMCMCC	Clock-capable Clock Input and OUTFF <i>with</i> MMCM	XC6VCX75T	2.63	2.63	ns
		XC6VCX130T	2.65	2.65	ns
		XC6VCX195T	2.65	2.65	ns
		XC6VCX240T	2.65	2.65	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 CXT FPGA clock transmitter and receiver data-valid windows.

Table 64: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device	Speed Grade		Units
			-2	-1	
T _{DCD_CLK}	Global Clock Tree Duty Cycle Distortion ⁽¹⁾	All	0.12	0.12	ns
T _{CKSKEW}	Global Clock Tree Skew ⁽²⁾	XC6VCX75T	0.18	0.18	ns
		XC6VCX130T	0.29	0.29	ns
		XC6VCX195T	0.31	0.31	ns
		XC6VCX240T	0.31	0.31	ns
T _{DCD_BUFIO}	I/O clock tree duty cycle distortion	All	0.08	0.08	ns
T _{BUFOSKEW}	I/O clock tree skew across one clock region	All	0.03	0.03	ns
T _{BUFOSKEW2}	I/O clock tree skew across three clock regions	All	0.22	0.22	ns
T _{DCD_BUFR}	Regional clock tree duty cycle distortion	All	0.15	0.15	ns

Notes:

- These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

Table 65: Package Skew

Symbol	Description	Device	Package	Value	Units
T _{PKGSKEW}	Package Skew ⁽¹⁾	XC6VCX75T	FF484		ps
			FF784		ps
		XC6VCX130T	FF484	95	ps
			FF784	146	ps
			FF1156	165	ps
			FF784		ps
			FF1156		ps
		XC6VCX195T	FF784		ps
			FF1156		ps
		XC6VCX240T	FF784	146	ps
			FF1156	182	ps

Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.