
AMD Xilinx - XC6VCX130T-1FFG784I Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

2014.10	
Product Status	Active
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	128000
Total RAM Bits	9732096
Number of I/O	400
Number of Gates	·
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6vcx130t-1ffg784i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Virtex-6 CXT FPGA Documentation

In addition to the data sheet information found herein, complete and up-to-date documentation of the Virtex-6 family of FPGAs is available on the Xilinx website and available for download:

Virtex-6 FPGA Configuration Guide (UG360)

This all-encompassing configuration guide includes chapters on configuration interfaces (serial and parallel), multi-bitstream management, bitstream encryption, boundary-scan and JTAG configuration, and reconfiguration techniques.

Virtex-6 FPGA SelectIO Resources User Guide (UG361)

This guide describes the SelectIO[™] resources available in all the Virtex-6 CXT devices.

Virtex-6 FPGA Clocking Resources User Guide (UG362)

This guide describes the clocking resources available in all the Virtex-6 CXT devices, including the MMCM and clock buffers.

Virtex-6 FPGA Memory Resources User Guide (UG363)

This guide describes the Virtex-6 CXT device block RAM and FIFO capabilities.

Virtex-6 FPGA CLB User Guide (UG364)

This guide describes the capabilities of the configurable logic blocks (CLB) available in all Virtex-6 CXT devices.

Virtex-6 FPGA DSP48E1 Slice User Guide (UG369)

This guide describes the architecture of the DSP48E1 slice in Virtex-6 CXT FPGAs and provides configuration examples.

Virtex-6 FPGA GTX Transceivers User Guide (UG366)

This guide describes the GTX transceivers available in all the Virtex-6 CXT FPGAs.

Virtex-6 FPGA Tri-Mode Ethernet MAC User Guide (UG368)

This guide describes the dedicated tri-mode Ethernet media access controller (TEMAC) available in all the Virtex-6 CXT FPGAs.

Virtex-6 FPGA Data Sheet: DC and Switching Characteristics (DS152)

Reference this data sheet when considering device migration to the Virtex-6 LXT and SXT families. It contains the DC and Switching Characteristic specifications specifically for the Virtex-6 LXT and SXT families.

Virtex-6 FPGA Packaging and Pinout Specifications (UG365)

These specifications includes the tables for device/package combinations and maximum I/Os, pin definitions, pinout tables, pinout diagrams, mechanical drawings, and thermal specifications of the Virtex-6 LXT and SXT families. Reference these specifications when considering device migration to the Virtex-6 LXT and SXT families.

Configuration Bitstream Overview for CXT Devices

This section contains two tables similar to those in the *Virtex-6 FPGA Configuration Guide* only updated for the CXT family. The Virtex-6 CXT FPGA bitstream contains commands to the FPGA configuration logic as well as configuration data. Table 3 gives a typical bitstream length and Table 4 gives the specific device ID codes for the Virtex-6 CXT devices.

Table	3:	Virtex-6	СХТ	FPGA	Bitstream	Length
-------	----	----------	-----	------	-----------	--------

Device	Total Number of Configuration Bits
XC6VCX75T	26,239,328
XC6VCX130T	43,719,776
XC6VCX195T	61,552,736
XC6VCX240T	73,859,552

Table 4: Virtex-6 CXT FPGA Device ID Codes

Device	ID Code (Hex)
XC6VCX75T	0x042C4093
XC6VCX130T	0x042CA093
XC6VCX195T	0x042CC093
XC6VCX240T	0x042D0093




Figure 6: Placement Diagram for the FF784 Package (3 of 3)

www.xilinx.com

Virtex-6 CXT FPGA Electrical Characteristics Introduction

Virtex-6 CXT FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-6 CXT FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

All specifications are subject to change without notice.

Virtex-6 CXT FPGA DC Characteristics

Table	9:	Absolute	Maximum	Ratings ⁽¹⁾	

Symbol	Description		Units
V _{CCINT}	Internal supply voltage relative to GND	-0.5 to 1.1	V
V _{CCAUX}	Auxiliary supply voltage relative to GND	-0.5 to 3.0	V
V _{CCO}	Output drivers supply voltage relative to GND	-0.5 to 3.0	V
V _{BATT}	Key memory battery backup supply	-0.5 to 3.0	V
V _{FS}	External voltage supply for eFUSE programming ⁽²⁾	-0.5 to 3.0	V
V _{REF}	Input reference voltage	-0.5 to 3.0	V
V _{IN} ⁽³⁾	2.5V or below I/O input voltage relative to GND ⁽⁴⁾ (user and dedicated I/Os)	–0.5 to V_{CCO} + 0.5	V
V _{TS}	Voltage applied to 3-state 2.5V or below output ⁽⁴⁾ (user and dedicated I/Os)	–0.5 to V_{CCO} + 0.5	V
T _{STG}	Storage temperature (ambient)	-65 to 150	°C
T _{SOL}	Maximum soldering temperature ⁽⁵⁾	+220	°C
Tj	Maximum junction temperature ⁽⁵⁾	+125	°C

Notes:

- 2. When not programming eFUSE, connect V_{FS} to GND.
- 3. 2.5V I/O absolute maximum limit applied to DC and AC signals.
- 4. For I/O operation, refer to the Virtex-6 FPGA SelectIO Resources User Guide.
- 5. For soldering guidelines and thermal considerations, see Virtex-6 FPGA Packaging and Pinout Specification.

^{1.} Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 10: Recommended Operating Conditions

Symbol	Description	Min	Max	Units
V	Internal supply voltage relative to GND, $T_j = 0^{\circ}C$ to +85°C	0.95	1.05	V
V _{CCINT}	Internal supply voltage relative to GND, $T_j = -40^{\circ}C$ to $+100^{\circ}C$	0.95	1.05	V
V	Auxiliary supply voltage relative to GND, $T_j = 0^{\circ}C$ to +85°C	2.375	2.625	V
V _{CCAUX}	Auxiliary supply voltage relative to GND, $T_j = -40^{\circ}C$ to $+100^{\circ}C$	2.375	2.625	V
V _{CCO} ⁽¹⁾⁽²⁾⁽³⁾	Supply voltage relative to GND, $T_j = 0^{\circ}C$ to +85°C	1.14	2.625	V
VCCO()/////	Supply voltage relative to GND, $T_j = -40^{\circ}C$ to $+100^{\circ}C$	1.14	2.625	V
	2.5V supply voltage relative to GND, $T_j = 0^{\circ}C$ to +85°C	GND – 0.20	2.625	V
V	2.5V supply voltage relative to GND, $T_j = -40^{\circ}C$ to $+100^{\circ}C$	GND – 0.20	2.625	V
V _{IN}	2.5V and below supply voltage relative to GND, $T_j = 0^{\circ}C$ to +85°C	GND – 0.20	$V_{CCO} + 0.2$	V
	2.5V and below supply voltage relative to GND, $T_j = -40^{\circ}C$ to $+100^{\circ}C$	GND – 0.20	$V_{CCO} + 0.2$	V
I _{IN} ⁽⁴⁾	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	10	mA
V (5)	Battery voltage relative to GND, $T_j = 0^{\circ}C$ to +85°C	1.0	2.5	V
V _{BATT} ⁽⁵⁾	Battery voltage relative to GND, $T_j = -40^{\circ}C$ to $+100^{\circ}C$	1.0	2.5	V
V _{FS} ⁽⁶⁾	External voltage supply for eFUSE programming	2.375	2.625	V

Notes:

- 1. Configuration data is retained even if V_{CCO} drops to 0V.
- 2. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, and 2.5V.
- 3. The configuration supply voltage V_{CC_CONFIG} is also known as V_{CCO_0}.
- 4. A total of 100 mA per bank should not be exceeded.
- 5. V_{BATT} is required only when using bitstream encryption. If battery is not used, connect V_{BATT} to either ground or V_{CCAUX}.
- 6. When not programming eFUSE, connect V_{FS} to GND.
- 7. All voltages are relative to ground.

Table 11: DC Characteristics Over Recommended Operating Conditions⁽¹⁾⁽²⁾

Symbol	Description	Min	Тур	Max	Units
V _{DRINT}	Data retention V _{CCINT} voltage (below which configuration data might be lost)	0.75	_	_	V
V _{DRI}	Data retention V_{CCAUX} voltage (below which configuration data might be lost)	2.0	-	Ι	V
I _{REF}	V _{REF} leakage current per pin	_	-	10	μA
۱ _L	Input or output leakage current per pin (sample-tested)	_	-	10	μA
C _{IN} ⁽³⁾	Die input capacitance at the pad	_	_	8	pF
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$	20	-	80	μA
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.8V	8	_	40	μA
I _{RPU}	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$	5	_	30	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$	1	_	20	μA
I _{RPD}	Pad pull-down (when selected) @ V _{IN} = 2.5V	3	_	80	μA
I _{BATT}	Battery supply current	-	_	150	nA
n	Temperature diode ideality factor	-	1.0002	-	n
r	Series resistance	_	5	-	Ω

Notes:

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. Maximum value specified for worst case process at 25°C.
- 3. This measurement represents the die capacitance at the pad, not including the package.

Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply.

Virtex-6 CXT devices require a power-on sequence of V_{CCINT} , V_{CCAUX} , and V_{CCO} . If the requirement can not be met, then V_{CCAUX} must always be powered prior to V_{CCO} . V_{CCAUX} and V_{CCO} can be powered by the same supply, therefore, both V_{CCAUX} and V_{CCO} are permitted to ramp simultaneously. Similarly, for the power-down sequence, V_{CCO} must be powered down prior to V_{CCAUX} or if powered by the same supply, V_{CCAUX} and V_{CCO} power-down simultaneously.

Table 13 shows the minimum current, in addition to I_{CCQ} , that are required by Virtex-6 CXT devices for proper power-on and configuration. If the current minimums shown in Table 12 and Table 13 are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after V_{CCINT} is applied.

Once initialized and configured, use the XPOWER tools to estimate current drain on these supplies.

Device	I _{ссілтміл} Тур ⁽¹⁾	Iccauxmin Typ ⁽¹⁾	I _{ссоміх} Тур ⁽¹⁾	– Units
XC6VCX75T	See I _{CCINTQ} in Table 12	I _{CCAUXQ} + 10	I _{CCOQ} + 30 mA per bank	mA
XC6VCX130T	See I _{CCINTQ} in Table 12	I _{CCAUXQ} + 10	I _{CCOQ} + 30 mA per bank	mA
XC6VCX195T	See I _{CCINTQ} in Table 12	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VCX240T	See I _{CCINTQ} in Table 12	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA

Table 13: Power-On Current for Virtex-6 CXT Devices

Notes:

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. Use the XPOWER™ Estimator (XPE) spreadsheet tool (download at <u>http://www.xilinx.com/power</u>) to calculate maximum power-on currents.

	Table	14:	Power	Supply	Ramp	Time
--	-------	-----	-------	--------	------	------

Symbol	Description	Ramp Time	Units
V _{CCINT}	Internal supply voltage relative to GND	0.20 to 50.0	ms
V _{CCO}	Output drivers supply voltage relative to GND	0.20 to 50.0	ms
V _{CCAUX}	Auxiliary supply voltage relative to GND	0.20 to 50.0	ms

SelectIO[™] DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 15: SelectIO DC Input and Output Level	Table	15: SelectIO DC Input a	and Output Levels
--	-------	-------------------------	-------------------

1/O Standard		V _{IL}	V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{ОН}
I/O Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVCMOS25, LVDCI25	-0.3	0.7	1.7	V _{CCO} + 0.3	0.4	V _{CCO} – 0.4	Note(3)	Note(3)
LVCMOS18, LVDCI18	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	0.45	V _{CCO} – 0.45	Note(4)	Note(4)
LVCMOS15, LVDCI15	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	Note(4)	Note(4)
LVCMOS12	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	Note(5)	Note(5)
HSTL I_12	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	6.3	6.3
HSTL I ⁽²⁾	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	0.4	$V_{CCO} - 0.4$	8	-8
HSTL II ⁽²⁾	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	0.4	$V_{CCO} - 0.4$	16	-16
HSTL III ⁽²⁾	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	0.4	$V_{CCO} - 0.4$	24	-8
DIFF HSTL I ⁽²⁾	-0.3	50% V _{CCO} - 0.1	50% V _{CCO} + 0.1	V _{CCO} + 0.3	-	_	-	-
DIFF HSTL II ⁽²⁾	-0.3	50% V _{CCO} - 0.1	50% V _{CCO} + 0.1	V _{CCO} + 0.3	-	_	-	-
SSTL2 I	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCO} + 0.3	V _{TT} – 0.61	V _{TT} + 0.61	8.1	-8.1
SSTL2 II	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCO} + 0.3	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
DIFF SSTL2 I	-0.3	50% V _{CCO} – 0.15	50% V _{CCO} + 0.15	V _{CCO} + 0.3	_	_	-	-
DIFF SSTL2 II	-0.3	50% V _{CCO} – 0.15	50% V _{CCO} + 0.15	V _{CCO} + 0.3	_	_	-	-
SSTL18 I	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.3	V _{TT} – 0.47	V _{TT} + 0.47	6.7	-6.7
SSTL18 II	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.3	V _{TT} – 0.60	V _{TT} + 0.60	13.4	-13.4
DIFF SSTL18 I	-0.3	50% V _{CCO} – 0.125	50% V _{CCO} + 0.125	V _{CCO} + 0.3	-	_	-	_
DIFF SSTL18 II	-0.3	50% V _{CCO} – 0.125	50% V _{CCO} + 0.125	V _{CCO} + 0.3	-	_	-	-
SSTL15	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	V _{TT} – 0.175	V _{TT} + 0.175	14.3	14.3

Notes:

1. Tested according to relevant specifications.

2. Applies to both 1.5V and 1.8V HSTL.

3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.

 $4. \quad \ \ Using \ drive \ strengths \ of \ 2, \ 4, \ 6, \ 8, \ 12, \ or \ 16 \ mA.$

5. Supported drive strengths of 2, 4, 6, or 8 mA.

6. For detailed interface specific DC voltage levels, see the Virtex-6 FPGA SelectIO Resources User Guide.

HT DC Specifications (HT_25)

Table 16: HT DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V _{CCO}	Supply Voltage		2.38	2.5	2.63	V
V _{OD}	Differential Output Voltage	$R_T = 100 \Omega$ across Q and \overline{Q} signals	480	600	885	mV
ΔV_{OD}	Change in V _{OD} Magnitude		-15	_	15	mV
V _{OCM}	Output Common Mode Voltage	$R_T = 100 \Omega$ across Q and \overline{Q} signals	480	600	885	mV
ΔV_{OCM}	Change in V _{OCM} Magnitude		-15	_	15	mV
V _{ID}	Input Differential Voltage		200	600	1000	mV
ΔV_{ID}	Change in V _{ID} Magnitude		-15	_	15	mV
V _{ICM}	Input Common Mode Voltage		440	600	780	mV
ΔV_{ICM}	Change in V _{ICM} Magnitude		-15	_	15	mV

LVDS DC Specifications (LVDS_25)

Table 17: LVDS DC Specifications

Symbol	DC Parameter Conditions		Min	Тур	Max	Units
V _{CCO}	Supply Voltage		2.38	2.5	2.63	V
V _{OH}	Output High Voltage for Q and \overline{Q}	$R_T = 100 \Omega$ across Q and \overline{Q} signals	-	-	1.675	V
V _{OL}	Output Low Voltage for Q and \overline{Q}	$R_T = 100 \Omega$ across Q and \overline{Q} signals	0.825	-	-	V
V _{ODIFF}	Differential Output Voltage $(Q - \overline{Q})$, Q = High $(\overline{Q} - Q)$, \overline{Q} = High	$R_T = 100 \Omega$ across Q and \overline{Q} signals	247	350	600	mV
V _{OCM}	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and \overline{Q} signals	1.075	1.250	1.425	V
VIDIFF	Differential Input Voltage (Q – \overline{Q}), Q = High (\overline{Q} – Q), \overline{Q} = High		100	350	600	mV
V _{ICM}	Input Common-Mode Voltage		0.3	1.2	2.2	V

Extended LVDS DC Specifications (LVDSEXT_25)

Table 18: Extended LVDS DC Specifications

Symbol	DC Parameter Conditions		Min	Тур	Max	Units
V _{CCO}	Supply Voltage		2.38	2.5	2.63	V
V _{OH}	Output High Voltage for Q and \overline{Q}	$R_T = 100 \Omega$ across Q and \overline{Q} signals	_	-	1.785	V
V _{OL}	Output Low Voltage for Q and \overline{Q}	$R_T = 100 \Omega$ across Q and \overline{Q} signals	0.715	_	_	V
V _{ODIFF}	Differential Output Voltage $(Q - \overline{Q})$, Q = High $(\overline{Q} - Q)$, \overline{Q} = High	$R_T = 100 \Omega$ across Q and \overline{Q} signals	350	-	840	mV
V _{OCM}	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and \overline{Q} signals	1.075	1.250	1.425	V
V _{IDIFF}	Differential Input Voltage (Q – \overline{Q}), Q = High (\overline{Q} – Q), \overline{Q} = High	Common-mode input voltage = 1.25V	100	-	1000	mV
V _{ICM}	Input Common-Mode Voltage	Differential input voltage = ±350 mV	0.3	1.2	2.2	V

LVPECL DC Specifications (LVPECL_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The V_{OH} levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. Table 19 summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see the *Virtex-6 FPGA SelectIO Resources User Guide*.

Table 19: LVPECL DC Specifications

Symbol	DC Parameter	Min	Тур	Max	Units
V _{OH}	Output High Voltage	V _{CC} – 1.025	1.545	V _{CC} – 0.88	V
V _{OL}	Output Low Voltage	V _{CC} – 1.81	0.795	V _{CC} – 1.62	V
V _{ICM}	Input Common-Mode Voltage	0.6	-	2.2	V
V _{IDIFF}	Differential Input Voltage ⁽¹⁾⁽²⁾	0.100	-	1.5	V

Notes:

- 1. Recommended input maximum voltage not to exceed V_{CCAUX} + 0.2V.
- 2. Recommended input minimum voltage not to go below -0.5V.

eFUSE Read Endurance

Table 20 lists the maximum number of read cycle operations expected. For more information, see the *Virtex-6 FPGA Configuration User Guide*.

Table 20: eFUSE Read Endurance

Symbol	Description		Speed Grade			
Symbol			-2	-1	-1L	Units
DNA_CYCLES	Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations.	30,000,000			Read Cycles	
AES_CYCLES	Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.	30,000,000			Read Cycles	

GTX Transceiver Specifications

GTX Transceiver DC Characteristics

Table 21: Absolute Maximum Ratings for GTX Transceivers⁽¹⁾

Symbol	Symbol Description		Max	Units
MGTAVCC Analog supply voltage for the GTX transmitter and receiver circuits relative to GND		-0.5	1.1	V
MGTAVTT	-0.5	1.32	V	
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column		1.32	V
V _{IN} Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage		-0.5	1.32	V
V _{MGTREFCLK}	Reference clock absolute input voltage	-0.5	1.32	V

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 22: Recommended Operating Conditions for GTX Transceivers⁽¹⁾⁽²⁾

Symbol	Description	Min	Тур	Max	Units
MGTAVCC	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	0.95	1.0	1.06	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND		1.2	1.26	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	1.14	1.2	1.26	V

Notes:

- 1. Each voltage listed requires the filter circuit described in Virtex-6 FPGA GTX Transceivers User Guide.
- 2. Voltages are specified for the temperature range of $T_i = -40^{\circ}C$ to $+100^{\circ}C$.

Table 23: GTX Transceiver Supply Current (per Lane) (1)(2)

Symbol	Description	Тур	Мах	Units
I _{MGTAVTT}	MGTAVTT supply current for one GTX transceiver	55.9	Note 2	mA
I _{MGTAVCC}	MGTAVCC supply current for one GTX transceiver	56.1	NOLE 2	mA
MGTR _{REF}	Precision reference resistor for internal calibration termination	100.0 ± 1% tolerance		Ω

Notes:

- 1. Typical values are specified at nominal voltage, 25°C, with a 3.125 Gb/s line rate.
- 2. Values for currents other than the values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 24: GTX Transceiver Quiescent Supply Current (per Lane)⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Typ <mark>(4)</mark>	Мах	Units
I _{MGTAVTTQ}	Quiescent MGTAVTT supply current for one GTX transceiver	0.9	Note 2	mA
I _{MGTAVCCQ}	Quiescent MGTAVCC supply current for one GTX transceiver	3.5	NOLE 2	mA

Notes:

1. Device powered and unconfigured.

2. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

- 3. GTX transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTX transceivers.
- 4. Typical values are specified at nominal voltage, 25°C.

Switching Characteristics

All values represented in this data sheet are based on the speed specification (version 1.08). Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. Table 37 lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

Table 36 correlates the current status of each Virtex-6 CXT device on a per speed grade basis.

Table	36:	Virtex-6 CXT	Device/Speed Grade
Desig	nati	ons	

Device	Speed Grade Designations					
Device	Advance	Preliminary	Production			
XC6VCX75T			-2, -1			
XC6VCX130T			-2, -1			
XC6VCX195T			-2, -1			
XC6VCX240T			-2, -1			

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-6 CXT devices.

Table 37: Virtex-6 CXT Device/Production Software and Speed Specification Release

Device	Speed Grade Designations		
Device	-2	-1	
XC6VCX75T	ISE 12.2 (with speed file patch) v1.06		
XC6VCX130T	ISE 12.1 v1.04		
XC6VCX195T	ISE 12.2 (with speed file patch) v1.06		
XC6VCX240T	ISE 12.1 v1.04		

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.

Output Serializer/Deserializer Switching Characteristics

Table 45: OSERDES Switching Characteristics

Description	Speed	Speed Grade		
Description	-2	-1	Units	
D input Setup/Hold with respect to CLKDIV	0.31/0.12	0.31/-0.12	ns	
T/T _{OSCKD_T} ⁽¹⁾ T input Setup/Hold with respect to CLK		0.56/-0.08	ns	
SDCK_T2/TOSCKD_T2 ⁽¹⁾ T input Setup/Hold with respect to CLKDIV		0.31/-0.08	ns	
OCE input Setup/Hold with respect to CLK		0.22/-0.05	ns	
SR (Reset) input Setup with respect to CLKDIV	0.07	0.07	ns	
_S SR (Reset) input Setup with respect to CLKDIV _TCE/T _{OSCKC_TCE} TCE input Setup/Hold with respect to CLK		0.21/-0.05	ns	
·				
Clock to out from CLK to OQ	0.82	0.82	ns	
Clock to out from CLK to TQ	0.82	0.82	ns	
T input to TQ Out	0.97	0.97	ns	
	T input Setup/Hold with respect to CLK T input Setup/Hold with respect to CLKDIV OCE input Setup/Hold with respect to CLK SR (Reset) input Setup with respect to CLKDIV TCE input Setup/Hold with respect to CLK Clock to out from CLK to OQ Clock to out from CLK to TQ	Description -2 D input Setup/Hold with respect to CLKDIV 0.31/-0.12 T input Setup/Hold with respect to CLK 0.56/-0.08 T input Setup/Hold with respect to CLKDIV 0.31/-0.08 OCE input Setup/Hold with respect to CLKDIV 0.31/-0.08 OCE input Setup/Hold with respect to CLKDIV 0.22/-0.05 SR (Reset) input Setup with respect to CLKDIV 0.07 TCE input Setup/Hold with respect to CLK 0.21/-0.05 Clock to out from CLK to OQ 0.82 Clock to out from CLK to TQ 0.82	Description -2 -1 -2 -1 D input Setup/Hold with respect to CLKDIV 0.31/-0.12 0.31/-0.12 T input Setup/Hold with respect to CLK 0.56/-0.08 0.56/-0.08 T input Setup/Hold with respect to CLKDIV 0.31/-0.08 0.31/-0.08 OCE input Setup/Hold with respect to CLKDIV 0.31/-0.05 0.22/-0.05 SR (Reset) input Setup with respect to CLKDIV 0.07 0.07 TCE input Setup/Hold with respect to CLK 0.21/-0.05 0.21/-0.05 Clock to out from CLK to OQ 0.82 0.82 Clock to out from CLK to TQ 0.82 0.82	

Notes:

1. $T_{OSDCK_{T2}}$ and $T_{OSCKD_{T2}}$ are reported as $T_{OSDCK_{T}}/T_{OSCKD_{T}}$ in the TRACE report.

Input/Output Delay Switching Characteristics

Table 46: Input/Output Delay Switching Characteristics

Cumhal	Description	Speed	11	
Symbol	Description	-2	-1	Units
IDELAYCTRL			1	
T _{DLYCCO_RDY}	Reset to Ready for IDELAYCTRL	3	3	μs
F _{IDELAYCTRL_REF}	RL_REF REFCLK frequency		200	MHz
ELAYCTRL_REF_PRECISION REFCLK precision		±10	±10	MHz
T _{IDELAYCTRL_RPW}	Minimum Reset pulse width	50	50	ns
IODELAY	•		•	
TIDELAYRESOLUTION	IODELAY Chain Delay Resolution 1/(32 x 2 x F _{REF}		2 x F _{REF})	ps
	Pattern dependent period jitter in delay chain for clock pattern. ⁽¹⁾	0	0	ps per tap
T _{IDELAYPAT_JIT}	Pattern dependent period jitter in delay chain for random data pattern. ⁽²⁾	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern. ⁽³⁾	±9	±9	ps per tap
T _{IODELAY_CLK_MAX}	Maximum frequency of CLK input to IODELAY	300	300	MHz
TIODCCK_CE / TIODCKC_CE	CE pin Setup/Hold with respect to CK	0.65/-0.09	0.65/-0.09	ns
TIODCK_INC/ TIODCKC_INC	INC pin Setup/Hold with respect to CK	0.31/-0.00	0.31/-0.00	ns
TIODCCK_RST / TIODCKC_RST	RST pin Setup/Hold with respect to CK	0.69/0.08	0.69/0.08	ns
T _{IODDO_T}			Note 4	ps
T _{IODDO_IDATAIN}	Propagation delay through IODELAY	Note 4	Note 4	ps
T _{IODDO_ODATAIN}	Propagation delay through IODELAY	Note 4	Note 4	ps

Notes:

1. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.

- 2. When HIGH_PERFORMANCE mode is set to TRUE
- 3. When HIGH_PERFORMANCE mode is set to FALSE.
- 4. Delay depends on IODELAY tap setting. See the TRACE report for actual values.

CLB Switching Characteristics

Table 47: CLB Switching Characteristics

Gumbal	Description	Speed	Speed Grade		
Symbol	Description	-2	-1	- Units	
Combinatorial Del	ays				
T _{ILO}	An – Dn LUT address to A	0.08	0.08	ns, Max	
	An – Dn LUT address to AMUX/CMUX	0.23	0.25	ns, Max	
	An – Dn LUT address to BMUX_A	0.37	0.41	ns, Max	
T _{ITO}	An – Dn inputs to A – D Q outputs	0.79	0.91	ns, Max	
T _{AXA}	AX inputs to AMUX output	0.42	0.48	ns, Max	
T _{AXB}	AX inputs to BMUX output	0.47	0.53	ns, Max	
T _{AXC}	AX inputs to CMUX output	0.52	0.60	ns, Max	
T _{AXD}	AX inputs to DMUX output	0.55	0.63	ns, Max	

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 48: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed	Speed Grade		
Symbol	Description	-2	-1	Units	
Sequential Delays	3				
Т _{SHCKO}	Clock to A – B outputs	1.36	1.56	ns, Max	
Т _{SHCKO_1}	Clock to AMUX – BMUX outputs	1.71	1.96	ns, Max	
Setup and Hold T	imes Before/After Clock CLK				
T _{DS} /T _{DH}	A – D inputs to CLK	0.88/0.22	1.01/0.26	ns, Min	
T _{AS} /T _{AH}	Address An inputs to clock	0.27/0.70	0.31/0.80	ns, Min	
T _{WS} /T _{WH}	WE input to clock	0.40/0.01	0.46/0.00	ns, Min	
T _{CECK} /T _{CKCE}	CE input to CLK	0.41/-0.02	0.48/-0.01	ns, Min	
Clock CLK					
T _{MPW}	Minimum pulse width	1.00	1.15	ns, Min	
T _{MCP}	Minimum clock period	2.00	2.30	ns, Min	

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

2. T_{SHCKO} also represents the CLK to XMUX output. Refer to the TRACE report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 49: CLB Shift Register Switching Characteristics

Description	Speed	Speed Grade		
Description	-2	-1	Units	
3				
Clock to A – D outputs	1.58	1.82	ns, Max	
Clock to AMUX – DMUX output	1.93	2.22	ns, Max	
Clock to DMUX output via M31 output	1.55	1.78	ns, Max	
imes Before/After Clock CLK	L	1		
WE input	0.09/0.01	0.10/0.00	ns, Min	
CE input to CLK	0.10/0.02	0.11/-0.01	ns, Min	
A – D inputs to CLK	0.94/0.24	1.08/0.28	ns, Min	
	·			
Minimum pulse width	0.85	0.98	ns, Min	
	Clock to A – D outputs Clock to AMUX – DMUX output Clock to DMUX output via M31 output imes Before/After Clock CLK WE input CE input to CLK A – D inputs to CLK	Description -2 -2 -2 S Clock to A – D outputs 1.58 Clock to AMUX – DMUX output 1.93 Clock to DMUX output via M31 output 1.55 imes Before/After Clock CLK 0.09/–0.01 VE input 0.09/–0.02 A – D inputs to CLK 0.94/0.24	Description -2 -1 -2 -1 S Clock to A – D outputs 1.58 1.82 Clock to AMUX – DMUX output 1.93 2.22 Clock to DMUX output via M31 output 1.55 1.78 imes Before/After Clock CLK 0.09/–0.01 0.10/0.00 CE input to CLK 0.10/–0.02 0.11/–0.01 A – D inputs to CLK 0.94/0.24 1.08/0.28	

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

www.xilinx.com

Block RAM and FIFO Switching Characteristics

Table 50: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed	Grade	Units	
Symbol	Description	-2	-1	Onits	
Block RAM and FIFO Clock-to-	Out Delays				
$T_{RCKO_{DO}}$ and $T_{RCKO_{DO}_{REG}}^{(1)}$	Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾	2.08	2.39	ns, Max	
	Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾	0.75	0.86	ns, Max	
T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG}	Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾	3.30	3.79	ns, Max	
	Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾	0.86	0.98	ns, Max	
T _{RCKO_CASC} and T _{RCKO_CASC_REG}	Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾	3.18	3.65	ns, Max	
	Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾	1.58	1.81	ns, Max	
T _{RCKO_FLAGS}	Clock CLK to FIFO flags outputs ⁽⁶⁾	0.91	1.05	ns, Max	
T _{RCKO_POINTERS}	Clock CLK to FIFO pointers outputs ⁽⁷⁾	1.09	1.25	ns, Max	
T _{RCKO_RDCOUNT}	Clock CLK to FIFO Read Counter	1.09	1.25	ns, Max	
T _{RCKO_WRCOUNT}	Clock CLK to FIFO Write Counter	1.09	1.25	ns, Max	
T _{RCKO_SDBIT_ECC} and	Clock CLK to BITERR (with output register)	0.76	0.87	ns, Max	
T _{RCKO_SDBIT_ECC_REG}	Clock CLK to BITERR (without output register)	2.84	3.26	ns, Max	
T _{RCKO_PARITY_ECC}	Clock CLK to ECCPARITY in ECC encode only mode	1.06	1.21	ns, Max	
T _{RCKO_RDADDR_ECC} and	Clock CLK to RDADDR output with ECC (without output register)	0.90	1.03	ns, Max	
T _{RCKO_RDADDR_ECC_REG}	Clock CLK to RDADDR output with ECC (with output register)	0.92	1.06	ns, Max	
Setup and Hold Times Before/A	After Clock CLK		1	4	
T _{RCCK_ADDR} /T _{RCKC_ADDR}	ADDR inputs ⁽⁸⁾	0.62/0.32	0.72/0.37	ns, Min	
T _{RDCK_DI} /T _{RCKD_DI}	DIN inputs ⁽⁹⁾	1.11/0.34	1.28/0.39	ns, Min	
T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC}	DIN inputs with block RAM ECC in standard mode ⁽⁹⁾	0.59/0.34	0.68/0.39	ns, Min	
	DIN inputs with block RAM ECC encode only ⁽⁹⁾	0.85/0.34	0.97/0.39	ns, Min	
	DIN inputs with FIFO ECC in standard mode ⁽⁹⁾	1.02/0.34	1.17/0.39	ns, Min	
T _{RCCK_CLK} /T _{RCKC_CLK}	Inject single/double bit error in ECC mode	1.20/0.29	1.38/0.33	ns, Min	
T _{RCCK_RDEN} /T _{RCKC_RDEN}	Block RAM Enable (EN) input	0.41/0.30	0.47/0.34	ns, Min	
T _{RCCK_REGCE} /T _{RCKC_REGCE}	CE input of output register	0.22/0.31	0.25/0.35	ns, Min	
T _{RCCK_RSTREG} /T _{RCKC_RSTREG}	Synchronous RSTREG input	0.28/0.26	0.32/0.29	ns, Min	
T _{RCCK_RSTRAM} /T _{RCKC_RSTRAM}	Synchronous RSTRAM input	0.41/0.27	0.47/0.31	ns, Min	
T _{RCCK_WE} /T _{RCKC_WE}	Write Enable (WE) input (block RAM only)	0.52/0.35	0.60/0.40	ns, Min	
T _{RCCK_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.55/0.30	0.64/0.34	ns, Min	
T _{RCCK_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.55/0.30	0.63/0.34	ns, Min	
Reset Delays				1	
T _{RCO_FLAGS}	Reset RST to FIFO Flags/Pointers ⁽¹⁰⁾	1.10	1.27	ns, Max	
TRCCK RSTREG/TRCKC RSTREG	FIFO reset timing ⁽¹¹⁾	0.28/0.26	0.32/0.29	ns, Min	

Table 51: DSP48E1 Switching Characteristics (Cont'd)

Sumbol	Description	Speed Grade		– Units
Symbol	Description	-2	-1	Units
Combinatorial Delays from Input Pins to Casca	ading Output Pins			
T _{DSPDO_{} (A; B}_{ACOUT; BCOUT}	{A, B} input to {ACOUT, BCOUT} output	0.65	0.75	ns
T _{DSPDO_{A, B}_{PCOUT, CARRYCASCOUT,} MULTSIGNOUT}_MULT	{A, B} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output using multiplier	5.24	6.03	ns
T _{DSPDO_D_{PCOUT} , CARRYCASCOUT, MULTSIGNOUT}_MULT	D input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output using multiplier	4.94	5.68	ns
T _{DSPDO_{} A, B}_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}	{A, B} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output not using multiplier	2.19	2.52	ns
T _{DSPDO_{} C, CARRYIN}_{PCOUT, CARRYCASCOUT,MULTSIGNOUT}	{C, CARRYIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output	1.95	2.25	ns
Combinatorial Delays from Cascading Input Pi	ins to All Output Pins		4	1
T _{DSPDO_{ACIN} , BCIN}_{P, CARRYOUT}_MULT	{ACIN, BCIN} input to {P, CARRYOUT} output using multiplier	4.97	5.72	ns
T _{DSPDO_{} ACIN, BCIN}_{P, CARRYOUT	{ACIN, BCIN} input to {P, CARRYOUT} output not using multiplier	1.92	2.21	ns
TDSPDO_{ACIN; BCIN}_{ACOUT; BCOUT}	{ACIN, BCIN} input to {ACOUT, BCOUT} output	0.49	0.57	ns
T _{DSPDO_{ACIN, BCIN}_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}_MULT}	{ACIN, BCIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output using multiplier	5.10	5.86	ns
$T_{DSPDO_{ACIN, BCIN}_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}}$	{ACIN, BCIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output not using multiplier	2.05	2.35	ns
T _{DSPDO_{PCIN} , CARRYCASCIN, MULTSIGNIN}_ {P, CARRYOUT}	{PCIN, CARRYCASCIN, MULTSIGNIN} input to {P, CARRYOUT} output	1.60	1.83	ns
$T_{DSPDO_{PCIN}, CARRYCASCIN, MULTSIGNIN}_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}$	{PCIN, CARRYCASCIN, MULTSIGNIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output	1.72	1.98	ns
Clock to Outs from Output Register Clock to C	Dutput Pins			
TDSPCKO_{P, CARRYOUT}_PREG	CLK (PREG) to {P, CARRYOUT} output	0.50	0.57	ns
TDSPCKO_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}_PREG	CLK (PREG) to {CARRYCASCOUT, PCOUT, MULTSIGNOUT} output	0.50	0.66	ns
Clock to Outs from Pipeline Register Clock to	Output Pins		1	
TDSPCKO_{P, CARRYOUT}_MREG	CLK (MREG) to {P, CARRYOUT} output	2.30	2.65	ns
T _{DSPCKO_{} PCOUT, CARRYCASCOUT, MULTSIGNOUT}_MREG	CLK (MREG) to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output	2.43	2.79	ns
TDSPCKO_{P, CARRYOUT}_ADREG_MULT	CLK (ADREG) to {P, CARRYOUT} output	3.72	4.72	ns
T _{DSPCKO_{} PCOUT, CARRYCASCOUT, MULTSIGNOUT}_ADREG_MULT	CLK (ADREG) to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output	3.84	4.42	ns
Clock to Outs from Input Register Clock to Ou	tput Pins			
T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT}	CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier	5.36	6.16	ns
T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}}	CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier	2.27	2.61	ns
T _{DSPCKO_{P, CARRYOUT}_CREG}	CLK (CREG) to {P, CARRYOUT} output	2.27	2.61	ns
TDSPCKO_{P, CARRYOUT}_DREG_MULT	CLK (DREG) to {P, CARRYOUT} output	5.25	6.04	ns

www.xilinx.com

Clock Buffers and Networks

Table 53: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed	Units		
		-2	-1	Units	
T _{BCCCK_CE} /T _{BCCKC_CE} ⁽¹⁾	CE pins Setup/Hold	0.16/0.00	0.16/0.00	ns	
T _{BCCCK_S} /T _{BCCKC_S} ⁽¹⁾	S pins Setup/Hold	0.16/0.00	0.16/0.00	ns	
T _{BCCKO_O} ⁽²⁾	BUFGCTRL delay from I0/I1 to O	0.10	0.10	ns	
Maximum Frequency					
F _{MAX}	AX Global clock tree (BUFG)		700	MHz	

Notes:

T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold
times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching
between clocks.

2. T_{BGCKO O} (BUFG delay from I0 to O) values are the same as T_{BCCKO O} values.

Table 54: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade		Units
		-2	-1	Units
T _{BIOCKO_O}	Clock to out delay from I to O	0.18 0.18		ns
Maximum Frequency				
F _{MAX}	I/O clock tree (BUFIO)	710	710	MHz

Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 CXT FPGA clock transmitter and receiver data-valid windows.

Table 64:	Duty Cycle	Distortion a	nd Clock-Tree Skew
-----------	------------	--------------	--------------------

Symbol	Description	Device	Speed	Speed Grade	
		Device	-2	-1	Units
T _{DCD_CLK}	Global Clock Tree Duty Cycle Distortion ⁽¹⁾	All	0.12	0.12	ns
T _{CKSKEW}	Global Clock Tree Skew ⁽²⁾	XC6VCX75T	0.18	0.18	ns
		XC6VCX130T	0.29	0.29	ns
		XC6VCX195T	0.31	0.31	ns
		XC6VCX240T	0.31	0.31	ns
T _{DCD_BUFIO}	I/O clock tree duty cycle distortion	All	0.08	0.08	ns
T _{BUFIOSKEW}	I/O clock tree skew across one clock region	All	0.03	0.03	ns
T _{BUFIOSKEW2}	I/O clock tree skew across three clock regions	All	0.22	0.22	ns
T _{DCD_BUFR}	Regional clock tree duty cycle distortion	All	0.15	0.15	ns

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.

 The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

Table 65: Package Skew

Symbol	Description	Device	Package	Value	Units
T _{PKGSKEW}	Package Skew ⁽¹⁾	XC6VCX75T	FF484		ps
			FF784		ps
		XC6VCX130T	FF484	95	ps
			FF784	146	ps
			FF1156	165	ps
		XC6VCX195T	FF784		ps
			FF1156		ps
		XC6VCX240T	FF784	146	ps
			FF1156	182	ps

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).

2. Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

Table 66: Sample Window

Symbol	Description	Device	Speed Grade		Units
Symbol	Description		-2	-1	Units
T _{SAMP}	Sampling Error at Receiver Pins ⁽¹⁾	All	610	610	ps
T _{SAMP_BUFIO}	Sampling Error at Receiver Pins using BUFIO ⁽²⁾	All	400	400	ps

Notes:

- 1. This parameter indicates the total sampling error of Virtex-6 CXT FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
 - These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of Virtex-6 CXT FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IODELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 67: Pin-to-Pin Setup/Hold and Clock-to-Out

Symbol	Description	Speed Grade		Units
Symbol	Description	-2 -1		
Data Input Setup and Hol	d Times Relative to a Forwarded Clock Input Pin Using BU	FIO		
T _{PSCS} /T _{PHCS}	Setup/Hold of I/O clock	-0.33/1.31	-0.33/1.31	ns
Pin-to-Pin Clock-to-Out U	Ising BUFIO		L	
T _{ICKOFCS}	Clock-to-Out of I/O clock	5.19	5.19	ns

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions	
07/08/09	1.0	Initial Xilinx release.	
02/05/10	1.1	Removed Figure 11: Placement Diagram for the FF1156 Package (5 of 5) from page 11 as there are only 16 GTX transceivers in the FF1156 package. Corrected the placement diagrams in Figure 2 through Figure 10.	

Date	Version	Description of Revisions	
06/08/10	1.2	Description of Revisions Revised GTX Transceivers in CXT Devices, page 5. Added V _{FS} and revised the V _{IN} and V _{TS} values in Table 9, page 11. Added V _{FS} and note 6 to Table 10. Revised description of C _{IN} in Table 11, including adding note 3. Updated Table 13 including adding note 2. Removed DIFF SSTL15 and added values to SSTL15 in Table 15. Updated Table 16 through Table 19. Added eFUSE Read Endurance section. Updated entire GTX Transceivers in CXT Devices section. Changed specifications of PCI Express in Table 34. In Table 35, removed RLDRAM II and revised and added values to other interface performance specifications. Updated values in Table 39 and note 4 in Table 41. ILOGIC (Table 42), OLOGIC (Table 43), ISERDES (Table 44), and OSERDES (Table 45) switching characteristics changes. Revised T _{IODELAY_CLK_MAX} and T _{IDELAYPAT_UIT} in Table 46. Revised T _{IODELAY_CLK_MAX} and T _{IDELAYPAT_UIT} in Table 46. Revised T _{IODELAY_CLK_MAX} and T _{IDELAYPAT_UIT} in Table 46. Revised So, removed T _{RCKO_RDCOUNT} and T _{RCKO_WRCOUNT} removed T _{RCKO_PARITY_ECC} : Clock CLK to ECCPARITY in standard ECC mode, revised T _{RDCK_OL} to Table 47and revised CLB switching characteristics and global clock tree (BUFG) F _{MAX} in Table 53. Revised switching characteristics and global clock tree (BUFG) F _{MAX} in Table 54. Added note 1 to Table 55.	
06/30/10	1.3	Production release of XC6VCX130T and XC6VCX240T in Table 36 and Table 37. Updated -1 speed grade SDR values in Table 35. Updated BUFIO F _{MAX} specification in Table 54. Added Note 6 to Table 57.	
07/28/10	1.4	Production release of XC6VCX75T and XC6VCX195T in Table 36 and Table 37 using ISE 12.2 software with speed file v1.06 using the <i>Speed File Patch</i> . Updated PCI compliance on page 1. Added values to Table 13. In Table 25, update $V_{CMOUTDC}$ equation to MGTAVTT – $DV_{PPOUT}/4$. Updated F_{MAX} in Table 53, Table 54, and Table 56. Updated F_{INMAX} and F_{OUTMAX} in Table 57. Updated values in Table 61, Table 62, and Table 63.	
10/14/10	1.5	Moved data sheet to Production status on the first page. Updated speed file with ISE 12.3 software with speed file v1.08 using the <i>Speed File Patch</i> . In Table 51, updated values for T _{DSPCKO_{PCOUT} , CARRYCASCOUT, MULTSIGNOUT}_PREG-	
02/11/11	1.6	Updated Table 10 to include the industrial range specifications. Added Note 12 to Table 50. Revised T _{BPICCO} values in Table 52. Updated range description for F _{INDUTY} in Table 57 and added note 8. The following revisions are due to specification changes as described in <u>XCN11009</u> , <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates.</i> In Table 52, updated the values for T _{SMCCKW} , T _{SPIDCC} , T _{SPICCM} , and T _{SPICCFC} . In Table 57: MMCM Specification, added bandwidth settings to F _{PFDMIN} and added note 1.	

www.xilinx.com

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.