

Welcome to E-XFL.COM

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details


| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 15600 |
| Number of Logic Elements/Cells | 199680 |
| Total RAM Bits | 12681216 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1156-BBGA, FCBGA |
| Supplier Device Package | 1156-FCBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6vcx195t-1ffg1156i |

FF484 Package Placement Diagrams

Figure 2 and Figure 3 show the placement diagrams for the GTX transceivers in the FF484 package.


Note: Unbonded locations in the FF484 package are:

- CX75T: X0Y8, X0Y9, X0Y10, X0Y11
- CX130T: X0Y0, X0Y1, X0Y2, X0Y3, and X0Y12, X0Y13, X0Y14, X0Y15



ds153_02_041510

Figure 2: Placement Diagram for the FF484 Package (1 of 2)



ds153_03_041510


Figure 3: Placement Diagram for the FF484 Package (2 of 2)

FF784 Package Placement Diagrams

Figure 4 through Figure 6 show the placement diagrams for the GTX transceivers in the FF784 package.


Note: Unbonded locations in the FF784 package are:

- CX130T: X0Y0, X0Y1, X0Y2, X0Y3
- CX195T: X0Y0, X0Y1, X0Y2, X0Y3
- CX240T: X0Y0, X0Y1, X0Y2, X0Y3



ds153_04_041510

Figure 4: Placement Diagram for the FF784 Package (1 of 3)



ds153_05_041510

Figure 5: Placement Diagram for the FF784 Package (2 of 3)




Figure 9: Placement Diagram for the FF1156 Package (3 of 4)




Figure 10: Placement Diagram for the FF1156 Package (4 of 4)

Virtex-6 CXT FPGA Electrical Characteristics Introduction

Virtex-6 CXT FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-6 CXT FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

All specifications are subject to change without notice.

Virtex-6 CXT FPGA DC Characteristics

Table 9: Absolute Maximum Ratings⁽¹⁾

| Symbol | Description | | Units |
|--------------------------------|--|--------------------------------|-------|
| V _{CCINT} | Internal supply voltage relative to GND | -0.5 to 1.1 | V |
| V _{CCAUX} | Auxiliary supply voltage relative to GND | -0.5 to 3.0 | V |
| V _{CCO} | Output drivers supply voltage relative to GND | -0.5 to 3.0 | V |
| V _{BATT} | Key memory battery backup supply | -0.5 to 3.0 | V |
| V _{FS} | External voltage supply for eFUSE programming ⁽²⁾ | -0.5 to 3.0 | V |
| V _{REF} | Input reference voltage | -0.5 to 3.0 | V |
| V _{IN} ⁽³⁾ | 2.5V or below I/O input voltage relative to GND ⁽⁴⁾ (user and dedicated I/Os) | -0.5 to V _{CCO} + 0.5 | V |
| V _{TS} | Voltage applied to 3-state 2.5V or below output ⁽⁴⁾ (user and dedicated I/Os) | -0.5 to V _{CCO} + 0.5 | V |
| T _{STG} | Storage temperature (ambient) | -65 to 150 | °C |
| T _{SOL} | Maximum soldering temperature ⁽⁵⁾ | +220 | °C |
| T _j | Maximum junction temperature ⁽⁵⁾ | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- When not programming eFUSE, connect V_{FS} to GND.
- 2.5V I/O absolute maximum limit applied to DC and AC signals.
- For I/O operation, refer to the *Virtex-6 FPGA SelectIO Resources User Guide*.
- For soldering guidelines and thermal considerations, see *Virtex-6 FPGA Packaging and Pinout Specification*.

LVPECL DC Specifications (LVPECL_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The V_{OH} levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. Table 19 summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see the *Virtex-6 FPGA SelectIO Resources User Guide*.

Table 19: LVPECL DC Specifications

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|--|------------------|-------|-----------------|-------|
| V_{OH} | Output High Voltage | $V_{CC} - 1.025$ | 1.545 | $V_{CC} - 0.88$ | V |
| V_{OL} | Output Low Voltage | $V_{CC} - 1.81$ | 0.795 | $V_{CC} - 1.62$ | V |
| V_{ICM} | Input Common-Mode Voltage | 0.6 | – | 2.2 | V |
| V_{IDIFF} | Differential Input Voltage ⁽¹⁾⁽²⁾ | 0.100 | – | 1.5 | V |

Notes:

1. Recommended input maximum voltage not to exceed $V_{CCAUX} + 0.2V$.
2. Recommended input minimum voltage not to go below $-0.5V$.

eFUSE Read Endurance

Table 20 lists the maximum number of read cycle operations expected. For more information, see the *Virtex-6 FPGA Configuration User Guide*.

Table 20: eFUSE Read Endurance

| Symbol | Description | Speed Grade | | | | Units |
|------------|---|-------------|----|----|-----|-------------|
| | | -3 | -2 | -1 | -1L | |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000 | | | | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations. | 30,000,000 | | | | Read Cycles |

GTX Transceiver Specifications

GTX Transceiver DC Characteristics

Table 21: Absolute Maximum Ratings for GTX Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|-----------------|---|------|------|-------|
| MGTA VCC | Analog supply voltage for the GTX transmitter and receiver circuits relative to GND | -0.5 | 1.1 | V |
| MGTA VTT | Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND | -0.5 | 1.32 | V |
| MGTA VTRCAL | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | -0.5 | 1.32 | V |
| V_{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.32 | V |
| $V_{MGTR EFLK}$ | Reference clock absolute input voltage | -0.5 | 1.32 | V |

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 22: Recommended Operating Conditions for GTX Transceivers⁽¹⁾⁽²⁾

| Symbol | Description | Min | Typ | Max | Units |
|---------------|---|------|-----|------|-------|
| MGTA VCC | Analog supply voltage for the GTX transmitter and receiver circuits relative to GND | 0.95 | 1.0 | 1.06 | V |
| MGTA VTT | Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND | 1.14 | 1.2 | 1.26 | V |
| MGTA VTT RCAL | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | 1.14 | 1.2 | 1.26 | V |

Notes:

- Each voltage listed requires the filter circuit described in *Virtex-6 FPGA GTX Transceivers User Guide*.
- Voltages are specified for the temperature range of $T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$.

Table 23: GTX Transceiver Supply Current (per Lane) ⁽¹⁾⁽²⁾

| Symbol | Description | Typ | Max | Units |
|----------------------------|---|--------------------------|--------|----------|
| $I_{\text{MGTA VTT}}$ | MGTA VTT supply current for one GTX transceiver | 55.9 | Note 2 | mA |
| $I_{\text{MGTA VCC}}$ | MGTA VCC supply current for one GTX transceiver | 56.1 | | mA |
| MGTR_{REF} | Precision reference resistor for internal calibration termination | 100.0 \pm 1% tolerance | | Ω |

Notes:

- Typical values are specified at nominal voltage, 25°C, with a 3.125 Gb/s line rate.
- Values for currents other than the values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 24: GTX Transceiver Quiescent Supply Current (per Lane)⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Typ ⁽⁴⁾ | Max | Units |
|------------------------|---|--------------------|--------|-------|
| $I_{\text{MGTA VTTQ}}$ | Quiescent MGTA VTT supply current for one GTX transceiver | 0.9 | Note 2 | mA |
| $I_{\text{MGTA VCCQ}}$ | Quiescent MGTA VCC supply current for one GTX transceiver | 3.5 | | mA |

Notes:

- Device powered and unconfigured.
- Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
- GTX transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTX transceivers.
- Typical values are specified at nominal voltage, 25°C.

Table 30: GTX Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Conditions | Speed Grade | | Units |
|--------------------|-----------------------------|---------------------------|-------------|--------|-------|
| | | | -2 | -1 | |
| F _{TXOUT} | TXOUTCLK maximum frequency | Internal 20-bit data path | 187.5 | 187.5 | MHz |
| | | Internal 16-bit data path | 234.38 | 234.38 | MHz |
| F _{RXREC} | RXRECCLK maximum frequency | Internal 20-bit data path | 187.5 | 187.5 | MHz |
| | | Internal 16-bit data path | 234.38 | 234.38 | MHz |
| T _{RX} | RXUSRCLK maximum frequency | | 234.38 | 234.38 | MHz |
| T _{RX2} | RXUSRCLK2 maximum frequency | 1 byte interface | 376 | 312.5 | MHz |
| | | 2 byte interface | 234.38 | 234.38 | MHz |
| | | 4 byte interface | 117.19 | 117.19 | MHz |
| T _{TX} | TXUSRCLK maximum frequency | | 234.38 | 234.38 | MHz |
| T _{TX2} | TXUSRCLK2 maximum frequency | 1 byte interface | 376 | 312.5 | MHz |
| | | 2 byte interface | 234.38 | 234.38 | MHz |
| | | 4 byte interface | 117.19 | 117.19 | MHz |

Notes:

1. Clocking must be implemented as described in *Virtex-6 FPGA GTX Transceivers User Guide*.

Table 31: GTX Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------------|--|---------------------------|-------|-----|---------------------|-------|
| F _{GTXTX} | Serial data rate range | | 0.480 | – | F _{GTXMAX} | Gb/s |
| T _{RTX} | TX Rise time | 20%–80% | – | 120 | – | ps |
| T _{FTX} | TX Fall time | 80%–20% | – | 120 | – | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | – | – | 350 | ps |
| V _{TXOOBVDDPP} | Electrical idle amplitude | | – | – | 15 | mV |
| T _{TXOOBTRANSITION} | Electrical idle transition time | | – | – | 75 | ns |
| T _{J3.75} | Total Jitter ⁽²⁾⁽³⁾ | 3.75 Gb/s | – | – | 0.34 | UI |
| D _{J3.75} | Deterministic Jitter ⁽²⁾⁽³⁾ | | – | – | 0.16 | UI |
| T _{J3.125} | Total Jitter ⁽²⁾⁽³⁾ | 3.125 Gb/s | – | – | 0.2 | UI |
| D _{J3.125} | Deterministic Jitter ⁽²⁾⁽³⁾ | | – | – | 0.1 | UI |
| T _{J3.125L} | Total Jitter ⁽²⁾⁽³⁾ | 3.125 Gb/s ⁽⁴⁾ | – | – | 0.35 | UI |
| D _{J3.125L} | Deterministic Jitter ⁽²⁾⁽³⁾ | | – | – | 0.16 | UI |
| T _{J2.5} | Total Jitter ⁽²⁾⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | – | – | 0.20 | UI |
| D _{J2.5} | Deterministic Jitter ⁽²⁾⁽³⁾ | | – | – | 0.08 | UI |
| T _{J1.25} | Total Jitter ⁽²⁾⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | – | – | 0.15 | UI |
| D _{J1.25} | Deterministic Jitter ⁽²⁾⁽³⁾ | | – | – | 0.06 | UI |
| T _{J600} | Total Jitter ⁽²⁾⁽³⁾ | 600 Mb/s | – | – | 0.1 | UI |
| D _{J600} | Deterministic Jitter ⁽²⁾⁽³⁾ | | – | – | 0.03 | UI |

Table 38: IOB Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | T _{IOOP} | | T _{IOTP} | | Units |
|-----------------------|-------------------|------|-------------------|------|-------------------|------|-------|
| | Speed Grade | | Speed Grade | | Speed Grade | | |
| | -2 | -1 | -2 | -1 | -2 | -1 | |
| LVPECL_25 | 1.09 | 1.09 | 1.65 | 1.65 | 1.65 | 1.65 | ns |
| HSTL_I_12 | 1.06 | 1.06 | 1.78 | 1.78 | 1.78 | 1.78 | ns |
| HSTL_I_DCI | 1.06 | 1.06 | 1.66 | 1.66 | 1.66 | 1.66 | ns |
| HSTL_II_DCI | 1.06 | 1.06 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| HSTL_II_T_DCI | 1.06 | 1.06 | 1.66 | 1.66 | 1.66 | 1.66 | ns |
| HSTL_III_DCI | 1.06 | 1.06 | 1.62 | 1.62 | 1.62 | 1.62 | ns |
| HSTL_I_DCI_18 | 1.06 | 1.06 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| HSTL_II_DCI_18 | 1.06 | 1.06 | 1.62 | 1.62 | 1.62 | 1.62 | ns |
| HSTL_II_T_DCI_18 | 1.06 | 1.06 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| HSTL_III_DCI_18 | 1.06 | 1.06 | 1.69 | 1.69 | 1.69 | 1.69 | ns |
| DIFF_HSTL_I_18 | 1.09 | 1.09 | 1.75 | 1.75 | 1.75 | 1.75 | ns |
| DIFF_HSTL_I_DCI_18 | 1.09 | 1.09 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| DIFF_HSTL_I | 1.09 | 1.09 | 1.73 | 1.73 | 1.73 | 1.73 | ns |
| DIFF_HSTL_I_DCI | 1.09 | 1.09 | 1.66 | 1.66 | 1.66 | 1.66 | ns |
| DIFF_HSTL_II_18 | 1.09 | 1.09 | 1.81 | 1.81 | 1.81 | 1.81 | ns |
| DIFF_HSTL_II_DCI_18 | 1.09 | 1.09 | 1.62 | 1.62 | 1.62 | 1.62 | ns |
| DIFF_HSTL_II_T_DCI_18 | 1.09 | 1.09 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| DIFF_HSTL_II | 1.09 | 1.09 | 1.74 | 1.74 | 1.74 | 1.74 | ns |
| DIFF_HSTL_II_DCI | 1.09 | 1.09 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| SSTL2_I_DCI | 1.06 | 1.06 | 1.70 | 1.70 | 1.70 | 1.70 | ns |
| SSTL2_II_DCI | 1.06 | 1.06 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| SSTL2_II_T_DCI | 1.06 | 1.06 | 1.70 | 1.70 | 1.70 | 1.70 | ns |
| SSTL18_I | 1.06 | 1.06 | 1.75 | 1.75 | 1.75 | 1.75 | ns |
| SSTL18_II | 1.06 | 1.06 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| SSTL18_I_DCI | 1.06 | 1.06 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| SSTL18_II_DCI | 1.06 | 1.06 | 1.63 | 1.63 | 1.63 | 1.63 | ns |
| SSTL18_II_T_DCI | 1.06 | 1.06 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| SSTL15_T_DCI | 1.06 | 1.06 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| SSTL15_DCI | 1.06 | 1.06 | 1.68 | 1.68 | 1.68 | 1.68 | ns |
| DIFF_SSTL2_I | 1.09 | 1.09 | 1.77 | 1.77 | 1.77 | 1.77 | ns |
| DIFF_SSTL2_I_DCI | 1.09 | 1.09 | 1.70 | 1.70 | 1.70 | 1.70 | ns |
| DIFF_SSTL2_II | 1.09 | 1.09 | 1.72 | 1.72 | 1.72 | 1.72 | ns |
| DIFF_SSTL2_II_DCI | 1.09 | 1.09 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| DIFF_SSTL2_II_T_DCI | 1.09 | 1.09 | 1.70 | 1.70 | 1.70 | 1.70 | ns |
| DIFF_SSTL18_I | 1.09 | 1.09 | 1.75 | 1.75 | 1.75 | 1.75 | ns |
| DIFF_SSTL18_I_DCI | 1.09 | 1.09 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| DIFF_SSTL18_II | 1.09 | 1.09 | 1.67 | 1.67 | 1.67 | 1.67 | ns |
| DIFF_SSTL18_II_DCI | 1.09 | 1.09 | 1.63 | 1.63 | 1.63 | 1.63 | ns |

Table 43: OLOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|--------------------------|---|-------------|------------|---------|
| | | -2 | -1 | |
| Setup/Hold | | | | |
| T_{ODCK}/T_{OCKD} | D1/D2 pins Setup/Hold with respect to CLK | 0.54/-0.11 | 0.54/-0.11 | ns |
| T_{OOCECK}/T_{OCKOCE} | OCE pin Setup/Hold with respect to CLK | 0.22/-0.05 | 0.22/-0.05 | ns |
| T_{OSRCK}/T_{OCKSR} | SR pin Setup/Hold with respect to CLK | 0.71/-0.29 | 0.71/-0.29 | ns |
| T_{OTCK}/T_{OCKT} | T1/T2 pins Setup/Hold with respect to CLK | 0.56/-0.10 | 0.56/-0.10 | ns |
| T_{OTCECK}/T_{OCKTCE} | TCE pin Setup/Hold with respect to CLK | 0.21/-0.05 | 0.21/-0.05 | ns |
| Combinatorial | | | | |
| T_{DOQ} | D1 to OQ out or T1 to TQ out | 1.01 | 1.01 | ns |
| Sequential Delays | | | | |
| T_{OCKQ} | CLK to OQ/TQ out | 0.71 | 0.71 | ns |
| T_{RQ} | SR pin to OQ/TQ out | 1.05 | 1.05 | ns |
| T_{GSRQ} | Global Set/Reset to Q outputs | 10.51 | 10.51 | ns |
| Set/Reset | | | | |
| T_{RPW} | Minimum Pulse Width, SR inputs | 1.20 | 1.20 | ns, Min |

Input Serializer/Deserializer Switching Characteristics

Table 44: ISERDES Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|--|---|-------------|------------|-------|
| | | -2 | -1 | |
| Setup/Hold for Control Lines | | | | |
| $T_{ISCK_BITS_SLIP} / T_{ISCKC_BITS_SLIP}$ | BITSLIP pin Setup/Hold with respect to CLKDIV | 0.09/0.17 | 0.09/0.17 | ns |
| $T_{ISCK_CE} / T_{ISCKC_CE}^{(2)}$ | CE pin Setup/Hold with respect to CLK (for CE1) | 0.27/0.04 | 0.27/0.04 | ns |
| $T_{ISCK_CE2} / T_{ISCKC_CE2}^{(2)}$ | CE pin Setup/Hold with respect to CLKDIV (for CE2) | -0.06/0.31 | -0.06/0.31 | ns |
| Setup/Hold for Data Lines | | | | |
| $T_{ISDCK_D} / T_{ISCKD_D}$ | D pin Setup/Hold with respect to CLK | 0.09/0.11 | 0.09/0.11 | ns |
| $T_{ISDCK_DDLY} / T_{ISCKD_DDLY}$ | DDLY pin Setup/Hold with respect to CLK (using IODELAY) ⁽¹⁾ | 0.14/0.07 | 0.14/0.07 | ns |
| $T_{ISDCK_D_DDR} / T_{ISCKD_D_DDR}$ | D pin Setup/Hold with respect to CLK at DDR mode | 0.09/0.11 | 0.09/0.11 | ns |
| $T_{ISDCK_DDLY_DDR} / T_{ISCKD_DDLY_DDR}$ | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) ⁽¹⁾ | 0.14/0.07 | 0.14/0.07 | ns |
| Sequential Delays | | | | |
| T_{ISCKO_Q} | CLKDIV to out at Q pin | 0.75 | 0.75 | ns |
| Propagation Delays | | | | |
| T_{ISDO_DO} | D input to DO output pin | 0.25 | 0.25 | ns |

Notes:

- Recorded at 0 tap value.
- T_{ISCK_CE2} and T_{ISCKC_CE2} are reported as T_{ISCK_CE}/T_{ISCKC_CE} in a TRACE report.

Input/Output Delay Switching Characteristics

Table 46: Input/Output Delay Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|---|--|--------------------------------|------------|------------|
| | | -2 | -1 | |
| IDELAYCTRL | | | | |
| T _{DLYCCO_RDY} | Reset to Ready for IDELAYCTRL | 3 | 3 | μs |
| F _{IDELAYCTRL_REF} | REFCLK frequency | 200 | 200 | MHz |
| IDELAYCTRL_REF_PRECISION | REFCLK precision | ±10 | ±10 | MHz |
| T _{IDELAYCTRL_RPW} | Minimum Reset pulse width | 50 | 50 | ns |
| IODELAY | | | | |
| T _{IODELAYRESOLUTION} | IODELAY Chain Delay Resolution | 1/(32 x 2 x F _{REF}) | | ps |
| T _{IODELAYPAT_JIT} | Pattern dependent period jitter in delay chain for clock pattern. ⁽¹⁾ | 0 | 0 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern. ⁽²⁾ | ±5 | ±5 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern. ⁽³⁾ | ±9 | ±9 | ps per tap |
| T _{IODELAY_CLK_MAX} | Maximum frequency of CLK input to IODELAY | 300 | 300 | MHz |
| T _{IODCCK_CE} / T _{IODCKC_CE} | CE pin Setup/Hold with respect to CK | 0.65/–0.09 | 0.65/–0.09 | ns |
| T _{IODCK_INC} / T _{IODCKC_INC} | INC pin Setup/Hold with respect to CK | 0.31/–0.00 | 0.31/–0.00 | ns |
| T _{IODCCK_RST} / T _{IODCKC_RST} | RST pin Setup/Hold with respect to CK | 0.69/–0.08 | 0.69/–0.08 | ns |
| T _{IODDO_T} | TSCONTROL delay to MUXE/MUXF switching and through IODELAY | Note 4 | Note 4 | ps |
| T _{IODDO_IDATAIN} | Propagation delay through IODELAY | Note 4 | Note 4 | ps |
| T _{IODDO_ODATAIN} | Propagation delay through IODELAY | Note 4 | Note 4 | ps |

Notes:

1. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
2. When HIGH_PERFORMANCE mode is set to TRUE
3. When HIGH_PERFORMANCE mode is set to FALSE.
4. Delay depends on IODELAY tap setting. See the TRACE report for actual values.

CLB Switching Characteristics

Table 47: CLB Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|-----------------------------|-----------------------------------|-------------|------|---------|
| | | -2 | -1 | |
| Combinatorial Delays | | | | |
| T _{ILO} | An – Dn LUT address to A | 0.08 | 0.08 | ns, Max |
| | An – Dn LUT address to AMUX/CMUX | 0.23 | 0.25 | ns, Max |
| | An – Dn LUT address to BMUX_A | 0.37 | 0.41 | ns, Max |
| T _{ITO} | An – Dn inputs to A – D Q outputs | 0.79 | 0.91 | ns, Max |
| T _{AXA} | AX inputs to AMUX output | 0.42 | 0.48 | ns, Max |
| T _{AXB} | AX inputs to BMUX output | 0.47 | 0.53 | ns, Max |
| T _{AXC} | AX inputs to CMUX output | 0.52 | 0.60 | ns, Max |
| T _{AXD} | AX inputs to DMUX output | 0.55 | 0.63 | ns, Max |

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 48: CLB Distributed RAM Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|--|------------------------------|-------------|------------|---------|
| | | -2 | -1 | |
| Sequential Delays | | | | |
| T_{SHCKO} | Clock to A – B outputs | 1.36 | 1.56 | ns, Max |
| T_{SHCKO_1} | Clock to AMUX – BMUX outputs | 1.71 | 1.96 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | |
| T_{DS}/T_{DH} | A – D inputs to CLK | 0.88/0.22 | 1.01/0.26 | ns, Min |
| T_{AS}/T_{AH} | Address An inputs to clock | 0.27/0.70 | 0.31/0.80 | ns, Min |
| T_{WS}/T_{WH} | WE input to clock | 0.40/–0.01 | 0.46/0.00 | ns, Min |
| T_{CECK}/T_{CKCE} | CE input to CLK | 0.41/–0.02 | 0.48/–0.01 | ns, Min |
| Clock CLK | | | | |
| T_{MPW} | Minimum pulse width | 1.00 | 1.15 | ns, Min |
| T_{MCP} | Minimum clock period | 2.00 | 2.30 | ns, Min |

Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2. T_{SHCKO} also represents the CLK to XMUX output. Refer to the TRACE report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 49: CLB Shift Register Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|--|-------------------------------------|-------------|------------|---------|
| | | -2 | -1 | |
| Sequential Delays | | | | |
| T_{REG} | Clock to A – D outputs | 1.58 | 1.82 | ns, Max |
| T_{REG_MUX} | Clock to AMUX – DMUX output | 1.93 | 2.22 | ns, Max |
| T_{REG_M31} | Clock to DMUX output via M31 output | 1.55 | 1.78 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | |
| T_{WS}/T_{WH} | WE input | 0.09/–0.01 | 0.10/0.00 | ns, Min |
| T_{CECK}/T_{CKCE} | CE input to CLK | 0.10/–0.02 | 0.11/–0.01 | ns, Min |
| T_{DS}/T_{DH} | A – D inputs to CLK | 0.94/0.24 | 1.08/0.28 | ns, Min |
| Clock CLK | | | | |
| T_{MPW} | Minimum pulse width | 0.85 | 0.98 | ns, Min |

Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.

Block RAM and FIFO Switching Characteristics

Table 50: Block RAM and FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|--|--|-------------|-----------|---------|
| | | -2 | -1 | |
| Block RAM and FIFO Clock-to-Out Delays | | | | |
| T_{RCKO_DO} and $T_{RCKO_DO_REG}$ ⁽¹⁾ | Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾ | 2.08 | 2.39 | ns, Max |
| | Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾ | 0.75 | 0.86 | ns, Max |
| $T_{RCKO_DO_ECC}$ and $T_{RCKO_DO_ECC_REG}$ | Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾ | 3.30 | 3.79 | ns, Max |
| | Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾ | 0.86 | 0.98 | ns, Max |
| T_{RCKO_CASC} and $T_{RCKO_CASC_REG}$ | Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾ | 3.18 | 3.65 | ns, Max |
| | Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾ | 1.58 | 1.81 | ns, Max |
| T_{RCKO_FLAGS} | Clock CLK to FIFO flags outputs ⁽⁶⁾ | 0.91 | 1.05 | ns, Max |
| $T_{RCKO_POINTERS}$ | Clock CLK to FIFO pointers outputs ⁽⁷⁾ | 1.09 | 1.25 | ns, Max |
| $T_{RCKO_RDCOUNT}$ | Clock CLK to FIFO Read Counter | 1.09 | 1.25 | ns, Max |
| $T_{RCKO_WRCOUNT}$ | Clock CLK to FIFO Write Counter | 1.09 | 1.25 | ns, Max |
| $T_{RCKO_SDBIT_ECC}$ and $T_{RCKO_SDBIT_ECC_REG}$ | Clock CLK to BITERR (with output register) | 0.76 | 0.87 | ns, Max |
| | Clock CLK to BITERR (without output register) | 2.84 | 3.26 | ns, Max |
| $T_{RCKO_PARITY_ECC}$ | Clock CLK to ECCPARITY in ECC encode only mode | 1.06 | 1.21 | ns, Max |
| $T_{RCKO_RDADDR_ECC}$ and $T_{RCKO_RDADDR_ECC_REG}$ | Clock CLK to RDADDR output with ECC (without output register) | 0.90 | 1.03 | ns, Max |
| | Clock CLK to RDADDR output with ECC (with output register) | 0.92 | 1.06 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | |
| $T_{RCKC_ADDR}/T_{RCKC_ADDR}$ | ADDR inputs ⁽⁸⁾ | 0.62/0.32 | 0.72/0.37 | ns, Min |
| T_{RDCK_DI}/T_{RCKD_DI} | DIN inputs ⁽⁹⁾ | 1.11/0.34 | 1.28/0.39 | ns, Min |
| $T_{RDCK_DI_ECC}/T_{RCKD_DI_ECC}$ | DIN inputs with block RAM ECC in standard mode ⁽⁹⁾ | 0.59/0.34 | 0.68/0.39 | ns, Min |
| | DIN inputs with block RAM ECC encode only ⁽⁹⁾ | 0.85/0.34 | 0.97/0.39 | ns, Min |
| | DIN inputs with FIFO ECC in standard mode ⁽⁹⁾ | 1.02/0.34 | 1.17/0.39 | ns, Min |
| $T_{RCKC_CLK}/T_{RCKC_CLK}$ | Inject single/double bit error in ECC mode | 1.20/0.29 | 1.38/0.33 | ns, Min |
| $T_{RCKC_RDEN}/T_{RCKC_RDEN}$ | Block RAM Enable (EN) input | 0.41/0.30 | 0.47/0.34 | ns, Min |
| $T_{RCKC_REGCE}/T_{RCKC_REGCE}$ | CE input of output register | 0.22/0.31 | 0.25/0.35 | ns, Min |
| $T_{RCKC_RSTREG}/T_{RCKC_RSTREG}$ | Synchronous RSTREG input | 0.28/0.26 | 0.32/0.29 | ns, Min |
| $T_{RCKC_RSTRAM}/T_{RCKC_RSTRAM}$ | Synchronous RSTRAM input | 0.41/0.27 | 0.47/0.31 | ns, Min |
| T_{RCKC_WE}/T_{RCKC_WE} | Write Enable (WE) input (block RAM only) | 0.52/0.35 | 0.60/0.40 | ns, Min |
| $T_{RCKC_WREN}/T_{RCKC_WREN}$ | WREN FIFO inputs | 0.55/0.30 | 0.64/0.34 | ns, Min |
| $T_{RCKC_RDEN}/T_{RCKC_RDEN}$ | RDEN FIFO inputs | 0.55/0.30 | 0.63/0.34 | ns, Min |
| Reset Delays | | | | |
| T_{RCO_FLAGS} | Reset RST to FIFO Flags/Pointers ⁽¹⁰⁾ | 1.10 | 1.27 | ns, Max |
| $T_{RCKC_RSTREG}/T_{RCKC_RSTREG}$ | FIFO reset timing ⁽¹¹⁾ | 0.28/0.26 | 0.32/0.29 | ns, Min |

Table 50: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | Units |
|--------------------------|---|-------------|-----|-------|
| | | -2 | -1 | |
| Maximum Frequency | | | | |
| F _{MAX} | Block RAM (Write First and No Change modes) | 400 | 350 | MHz |
| | Block RAM (Read First mode) | 400 | 347 | MHz |
| | Block RAM (SDP mode) ⁽¹²⁾ | 400 | 347 | MHz |
| F _{MAX_CASCADE} | Block RAM Cascade (Write First and No Change modes) | 400 | 347 | MHz |
| | Block RAM Cascade (Read First mode) | 350 | 304 | MHz |
| F _{MAX_FIFO} | FIFO in all modes | 400 | 350 | MHz |
| F _{MAX_ECC} | Block RAM and FIFO in ECC configuration | 325 | 282 | MHz |

Notes:

1. TRACE will report all of these parameters as T_{RCKO_DO}.
2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO_REG = 0.
4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY}, T_{RCKO_AFULL}, T_{RCKO_EMPTY}, T_{RCKO_FULL}, T_{RCKO_RDERR}, T_{RCKO_WRERR}.
7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. T_{RCKO_DI} includes both A and B inputs as well as the parity inputs of A and B.
10. T_{RCKO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. The FIFO reset must be asserted for at least three positive clock edges.
12. When using ISE software v12.4 or later, if the RDARRDR_COLLISION_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster F_{MAX} for WRITE_FIRST/NO_CHANGE modes apply.

DSP48E1 Switching Characteristics

Table 51: DSP48E1 Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|--|---|-------------|------------|-------|
| | | -2 | -1 | |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock | | | | |
| $T_{DSPDCK_A, ACIN; B, BCIN}_{(AREG; BREG)}$ / $T_{DSPCKD_A, ACIN; B, BCIN}_{(AREG; BREG)}$ | {A, ACIN, B, BCIN} input to {A, B} register CLK | 0.35/0.34 | 0.41/0.39 | ns |
| $T_{DSPDCK_C_CREG}$ / $T_{DSPCKD_C_CREG}$ | C input to C register CLK | 0.22/0.24 | 0.26/0.27 | ns |
| $T_{DSPDCK_D_DREG}$ / $T_{DSPCKD_D_DREG}$ | D input to D register CLK | 0.15/0.39 | 0.17/0.44 | ns |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock | | | | |
| $T_{DSPDCK_A, ACIN, B, BCIN}_{PREG_MULT}$ / $T_{DSPCKD_A, ACIN, B, BCIN}_{PREG_MULT}$ | {A, ACIN, B, BCIN} input to M register CLK | 3.21/0.02 | 3.69/0.02 | ns |
| $T_{DSPDCK_A, D}_{ADREG}$ / $T_{DSPCKD_A, D}_{ADREG}$ | {A, D} input to AD register CLK | 1.69/0.13 | 1.94/0.15 | ns |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock | | | | |
| $T_{DSPDCK_A, ACIN, B, BCIN}_{PREG_MULT}$ / $T_{DSPCKD_A, ACIN, B, BCIN}_{PREG_MULT}$ | {A, ACIN, B, BCIN} input to P register CLK using multiplier | 5.20/–0.19 | 5.97/–0.22 | ns |
| $T_{DSPDCK_D_DREG_MULT}$ / $T_{DSPCKD_D_DREG_MULT}$ | D input to P register CLK | 4.90/–0.65 | 5.63/–0.75 | ns |
| $T_{DSPDCK_A, ACIN, B, BCIN}_{PREG}$ / $T_{DSPCKD_A, ACIN, B, BCIN}_{PREG}$ | {A, ACIN, B, BCIN} input to P register CLK not using multiplier | 2.15/–0.19 | 2.47/–0.22 | ns |
| $T_{DSPDCK_C_PREG}$ / $T_{DSPCKD_C_PREG}$ | C input to P register CLK | 1.91/–0.14 | 2.19/–0.17 | ns |
| $T_{DSPDCK_PCIN, CARRYCASCIN, MULTSIGNIN}_{PREG}$ / $T_{DSPCKD_PCIN, CARRYCASCIN, MULTSIGNIN}_{PREG}$ | {PCIN, CARRYCASCIN, MULTSIGNIN} input to P register CLK | 1.67/–0.04 | 1.92/–0.05 | ns |
| Setup and Hold Times of the CE Pins | | | | |
| $T_{DSPDCK_CEA; CEB}_{(AREG; BREG)}$ / $T_{DSPCKD_CEA; CEB}_{(AREG; BREG)}$ | {CEA; CEB} input to {A; B} register CLK | 0.22/0.25 | 0.25/0.29 | ns |
| $T_{DSPDCK_CEC_CREG}$ / $T_{DSPCKD_CEC_CREG}$ | CEC input to C register CLK | 0.24/0.23 | 0.28/0.27 | ns |
| $T_{DSPDCK_CED_DREG}$ / $T_{DSPCKD_CED_DREG}$ | CED input to D register CLK | 0.31/0.14 | 0.35/0.16 | ns |
| $T_{DSPDCK_CEM_MREG}$ / $T_{DSPCKD_CEM_MREG}$ | CEM input to M register CLK | 0.26/0.25 | 0.30/0.28 | ns |
| $T_{DSPDCK_CEP_PREG}$ / $T_{DSPCKD_CEP_PREG}$ | CEP input to P register CLK | 0.46/0.03 | 0.53/0.03 | ns |
| Setup and Hold Times of the RST Pins | | | | |
| $T_{DSPDCK_RSTA; RSTB}_{(AREG; BREG)}$ / $T_{DSPCKD_RSTA; RSTB}_{(AREG; BREG)}$ | {RSTA, RSTB} input to {A, B} register CLK | 0.38/0.22 | 0.43/0.25 | ns |
| $T_{DSPDCK_RSTC_CREG}$ / $T_{DSPCKD_RSTC_CREG}$ | RSTC input to C register CLK | 0.23/0.09 | 0.27/0.11 | ns |
| $T_{DSPDCK_RSTD_DREG}$ / $T_{DSPCKD_RSTD_DREG}$ | RSTD input to D register CLK | 0.38/0.19 | 0.44/0.21 | ns |
| $T_{DSPDCK_RSTM_MREG}$ / $T_{DSPCKD_RSTM_MREG}$ | RSTM input to M register CLK | 0.26/0.30 | 0.30/0.35 | ns |
| $T_{DSPDCK_RSTP_PREG}$ / $T_{DSPCKD_RSTP_PREG}$ | RSTP input to P register CLK | 0.33/0.05 | 0.41/0.06 | ns |
| Combinatorial Delays from Input Pins to Output Pins | | | | |
| $T_{DSPDO_A, B}_{(P, CARRYOUT)}_MULT$ | {A, B} input to {P, CARRYOUT} output using multiplier | 5.08 | 5.84 | ns |
| $T_{DSPDO_D}_{(P, CARRYOUT)}_MULT$ | D input to {P, CARRYOUT} output using multiplier | 4.82 | 5.54 | ns |
| $T_{DSPDO_A, B}_{(P, CARRYOUT)}$ | {A, B} input to {P, CARRYOUT} output not using multiplier | 2.07 | 2.38 | ns |
| $T_{DSPDO_C, CARRYIN}_{(P, CARRYOUT)}$ | {C, CARRYIN} input to {P, CARRYOUT} output | 1.83 | 2.10 | ns |

Configuration Switching Characteristics

Table 52: Configuration Switching Characteristics

| Symbol | Description | Speed Grade | | Units |
|---|---|-------------|----------|-------------|
| | | -2 | -1 | |
| Power-up Timing Characteristics | | | | |
| $T_{PL}^{(1)}$ | Program Latency | 3 | 3 | ms, Max |
| $T_{POR}^{(1)}$ | Power-on-Reset | 15/55 | 15/55 | ms, Min/Max |
| T_{ICCK} | CCLK (output) delay | 400 | 400 | ns, Min |
| $T_{PROGRAM}$ | Program Pulse Width | 250 | 250 | ns, Min |
| Master/Slave Serial Mode Programming Switching⁽¹⁾ | | | | |
| T_{DCCK}/T_{CCKD} | DIN Setup/Hold, slave mode | 4.0/0.0 | 4.0/0.0 | ns, Min |
| T_{DSCCK}/T_{SCCKD} | DIN Setup/Hold, master mode | 4.0/0.0 | 4.0/0.0 | ns, Min |
| T_{CCO} | DOOUT at 2.5V | 6 | 6 | ns, Max |
| | DOOUT at 1.8V | 6 | 6 | ns, Max |
| F_{MCCK} | Maximum CCLK frequency, serial modes | 100 | 100 | MHz, Max |
| $F_{MCCKTOL}$ | Frequency Tolerance, master mode with respect to nominal CCLK | 55 | 55 | % |
| F_{MSCCK} | Slave mode external CCLK | 100 | 100 | MHz |
| SelectMAP Mode Programming Switching | | | | |
| T_{SMDCCK}/T_{SMCCKD} | SelectMAP Data Setup/Hold | 4.0/0.0 | 4.0/0.0 | ns, Min |
| $T_{SMCSCCK}/T_{SMCCKCS}$ | CSI_B Setup/Hold | 4.0/0.0 | 4.0/0.0 | ns, Min |
| T_{SMCCKW}/T_{SMWCKC} | RDWR_B Setup/Hold | 10.0/0.0 | 10.0/0.0 | ns, Min |
| $T_{SMCKCSO}$ | CSO_B clock to out (330 Ω pull-up resistor required) | 7 | 7 | ns, Min |
| T_{SMCO} | CCLK to DATA out in readback at 2.5V | 8 | 8 | ns, Max |
| | CCLK to DATA out in readback at 1.8V | 8 | 8 | ns, Max |
| T_{SMCKBY} | CCLK to BUSY out in readback at 2.5V | 6 | 6 | ns, Max |
| | CCLK to BUSY out in readback at 1.8V | 6 | 6 | ns, Max |
| F_{SMCCK} | Maximum Frequency with respect to nominal CCLK | 100 | 100 | MHz, Max |
| F_{RBCK} | Maximum Readback Frequency with respect to nominal CCLK | 100 | 100 | MHz, Max |
| $F_{MCCKTOL}$ | Frequency Tolerance with respect to nominal CCLK | 55 | 55 | % |
| Boundary-Scan Port Timing Specifications | | | | |
| T_{TAPTCK}/T_{TCKTAP} | TMS and TDI Setup time before TCK/ Hold time after TCK | 3.0/2.0 | 3.0/2.0 | ns, Min |
| T_{TCKTDO} | TCK falling edge to TDO output valid at 2.5V | 6 | 6 | ns, Max |
| | TCK falling edge to TDO output valid at 1.8V | 6 | 6 | ns, Max |
| F_{TCK} | Maximum configuration TCK clock frequency | 66 | 66 | MHz, Max |
| F_{TCKB_MIN} | Minimum boundary-scan TCK clock frequency when using IEEE Std 1149.6 (AC-JTAG). Minimum operating temperature for IEEE Std 1149.6 is 0°C. | 15 | 15 | MHz, Min |
| F_{TCKB} | Maximum boundary-scan TCK clock frequency | 66 | 66 | MHz, Max |

Table 52: Configuration Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | Units |
|--|---|-------------|-----------|-------------|
| | | -2 | -1 | |
| BPI Master Flash Mode Programming Switching | | | | |
| T _{BPICCO} ⁽²⁾ | ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge at 2.5V | 6 | 6 | ns |
| | ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge at 1.8V | 6 | 6 | ns |
| T _{BPIDCC} /T _{BPICCD} | Setup/Hold on D[15:0] data input pins | 4.0/0.0 | 4.0/0.0 | ns |
| T _{INITADDR} | Minimum period of initial ADDR[25:0] address cycles | 3 | 3 | CCLK cycles |
| SPI Master Flash Mode Programming Switching | | | | |
| T _{SPIDCC} /T _{SPIDCCD} | DIN Setup/Hold before/after the rising CCLK edge | 3.0/0.0 | 3.0/0.0 | ns |
| T _{SPICCM} | MOSI clock to out at 2.5V | 6 | 6 | ns |
| | MOSI clock to out at 1.8V | 6 | 6 | ns |
| T _{SPICCF} | FCS_B clock to out at 2.5V | 6 | 6 | ns |
| | FCS_B clock to out at 1.8V | 6 | 6 | ns |
| T _{FSINIT} /T _{FSINITH} | FS[2:0] to INIT_B rising edge Setup and Hold | 2 | 2 | µs |
| CCLK Output (Master Modes) | | | | |
| T _{MCCKL} | Master CCLK clock Low time duty cycle | 45/55 | 45/55 | %, Min/Max |
| T _{MCCKH} | Master CCLK clock High time duty cycle | 45/55 | 45/55 | %, Min/Max |
| CCLK Input (Slave Modes) | | | | |
| T _{SCCKL} | Slave CCLK clock minimum Low time | 2.5 | 2.5 | ns, Min |
| T _{SCCKH} | Slave CCLK clock minimum High time | 2.5 | 2.5 | ns, Min |
| Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK | | | | |
| F _{DCK} | Maximum frequency for DCLK | 200 | 200 | MHz |
| T _{MMCMDCK_DADDR} / T _{MMCMCKD_DADDR} | DADDR Setup/Hold | 1.63/0.00 | 1.63/0.00 | ns |
| T _{MMCMDCK_DI} /T _{MMCMCKD_DI} | DI Setup/Hold | 1.63/0.00 | 1.63/0.00 | ns |
| T _{MMCMDCK_DEN} /T _{MMCMCKD_DEN} | DEN Setup/Hold time | 1.63/0.00 | 1.63/0.00 | ns |
| T _{MMCMDCK_DWE} /T _{MMCMCKD_DWE} | DWE Setup/Hold time | 1.63/0.00 | 1.63/0.00 | ns |
| T _{MMCMCKO_DO} | CLK to out of DO ⁽³⁾ | 3.64 | 3.64 | ns |
| T _{MMCMCKO_DRDY} | CLK to out of DRDY | 0.38 | 0.38 | ns |

Notes:

1. To support longer delays in configuration, use the design solutions described in *Virtex-6 FPGA Configuration Guide*.
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

Virtex-6 CXT Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 58. Values are expressed in nanoseconds unless otherwise noted.

Table 58: Global Clock Input to Output Delay Without MMCM

| Symbol | Description | Device | Speed Grade | | Units |
|--|--|------------|-------------|------|-------|
| | | | -2 | -1 | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM. | | | | | |
| T _{ICKOF} | Global Clock input and OUTFF <i>without</i> MMCM | XC6VCX75T | 5.88 | 5.88 | ns |
| | | XC6VCX130T | 6.00 | 6.00 | ns |
| | | XC6VCX195T | 6.13 | 6.13 | ns |
| | | XC6VCX240T | 6.13 | 6.13 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 59: Global Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | Units |
|---|---|------------|-------------|------|-------|
| | | | -2 | -1 | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. | | | | | |
| T _{ICKOFMMCMGC} | Global Clock Input and OUTFF <i>with</i> MMCM | XC6VCX75T | 2.77 | 2.77 | ns |
| | | XC6VCX130T | 2.78 | 2.78 | ns |
| | | XC6VCX195T | 2.78 | 2.78 | ns |
| | | XC6VCX240T | 2.79 | 2.79 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 60: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | Units |
|--|--|------------|-------------|------|-------|
| | | | -2 | -1 | |
| LVCMOS25 Clock-capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. | | | | | |
| T _{ICKOFMMCMCC} | Clock-capable Clock Input and OUTFF <i>with</i> MMCM | XC6VCX75T | 2.63 | 2.63 | ns |
| | | XC6VCX130T | 2.65 | 2.65 | ns |
| | | XC6VCX195T | 2.65 | 2.65 | ns |
| | | XC6VCX240T | 2.65 | 2.65 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 66: Sample Window

| Symbol | Description | Device | Speed Grade | | Units |
|-------------------------|--|--------|-------------|-----|-------|
| | | | -2 | -1 | |
| T _{SAMP} | Sampling Error at Receiver Pins ⁽¹⁾ | All | 610 | 610 | ps |
| T _{SAMP_BUFIO} | Sampling Error at Receiver Pins using BUFIO ⁽²⁾ | All | 400 | 400 | ps |

Notes:

1. This parameter indicates the total sampling error of Virtex-6 CXT FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of Virtex-6 CXT FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IODELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 67: Pin-to-Pin Setup/Hold and Clock-to-Out

| Symbol | Description | Speed Grade | | Units |
|--|---------------------------|-------------|------------|-------|
| | | -2 | -1 | |
| Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO | | | | |
| T _{PSCS} /T _{PHCS} | Setup/Hold of I/O clock | -0.33/1.31 | -0.33/1.31 | ns |
| Pin-to-Pin Clock-to-Out Using BUFIO | | | | |
| T _{ICKOFCS} | Clock-to-Out of I/O clock | 5.19 | 5.19 | ns |

Revision History

The following table shows the revision history for this document:

| Date | Version | Description of Revisions |
|----------|---------|---|
| 07/08/09 | 1.0 | Initial Xilinx release. |
| 02/05/10 | 1.1 | Removed Figure 11: Placement Diagram for the FF1156 Package (5 of 5) from page 11 as there are only 16 GTX transceivers in the FF1156 package. Corrected the placement diagrams in Figure 2 through Figure 10 . |

| Date | Version | Description of Revisions |
|----------|---------|---|
| 06/08/10 | 1.2 | <p>Revised GTX Transceivers in CXT Devices, page 5.</p> <p>Added V_{FS} and revised the V_{IN} and V_{TS} values in Table 9, page 11.</p> <p>Added V_{FS} and note 6 to Table 10. Revised description of C_{IN} in Table 11, including adding note 3.</p> <p>Updated Table 13 including adding note 2.</p> <p>Removed DIFF SSTL15 and added values to SSTL15 in Table 15.</p> <p>Updated Table 16 through Table 19.</p> <p>Added eFUSE Read Endurance section.</p> <p>Updated entire GTX Transceivers in CXT Devices section.</p> <p>Changed specifications of PCI Express in Table 34.</p> <p>In Table 35, removed RLDRAM II and revised and added values to other interface performance specifications.</p> <p>Updated speed specification to v1.04 with appropriate changes to Table 36.</p> <p>Revised the IOB switching characteristics in Table 38.</p> <p>Updated values in Table 39 and note 4 in Table 41.</p> <p>ILOGIC (Table 42), OLOGIC (Table 43), ISERDES (Table 44), and OSERDES (Table 45) switching characteristics changes.</p> <p>Revised $T_{IDELAY_CLK_MAX}$ and $T_{IDELAYPAT_JIT}$ in Table 46.</p> <p>Revised CLB switching characteristics and added T_{SHCKO} to Table 47 and revised CLB switching characteristics in Table 48 and Table 49.</p> <p>In Table 50, removed $T_{RCKO_RDCOUNT}$ and $T_{RCKO_WRCOUNT}$, removed $T_{RCKO_PARITY_ECC}$: Clock CLK to ECCPARITY in standard ECC mode, revised $T_{RDCK_DI_ECC}/T_{RCKD_DI_ECC}$, $T_{RCKO_POINTERS}$, and revised F_{MAX} and $F_{MAX_CASCADE}$ switching characteristics.</p> <p>Multiple changes to configuration specifications in Table 52.</p> <p>Revised switching characteristics and global clock tree (BUFG) F_{MAX} in Table 53.</p> <p>Revised switching characteristics and I/O clock tree (BUFIO) F_{MAX} in Table 54.</p> <p>Added note 1 to Table 55.</p> <p>Revised the F_{MAX} horizontal clock tree (BUFH) in Table 56.</p> <p>Multiple changes to MMCM specifications in Table 57 including F_{INMAX} and F_{OUTMAX}.</p> <p>Updated switching characteristics in Table 58 through Table 63.</p> <p>Removed T_{DCD_BUFH} and $T_{BUFHSKEW}$ from Table 64.</p> |
| 06/30/10 | 1.3 | <p>Production release of XC6VCX130T and XC6VCX240T in Table 36 and Table 37. Updated -1 speed grade SDR values in Table 35. Updated BUFIO F_{MAX} specification in Table 54. Added Note 6 to Table 57.</p> |
| 07/28/10 | 1.4 | <p>Production release of XC6VCX75T and XC6VCX195T in Table 36 and Table 37 using ISE 12.2 software with speed file v1.06 using the <i>Speed File Patch</i>. Updated PCI compliance on page 1. Added values to Table 13. In Table 25, update $V_{CMOUTDC}$ equation to $MGTAVTT - DV_{PPOUT}/4$. Updated F_{MAX} in Table 53, Table 54, and Table 56. Updated F_{INMAX} and F_{OUTMAX} in Table 57. Updated values in Table 61, Table 62, and Table 63.</p> |
| 10/14/10 | 1.5 | <p>Moved data sheet to Production status on the first page. Updated speed file with ISE 12.3 software with speed file v1.08 using the <i>Speed File Patch</i>. In Table 51, updated values for $T_{DSPCKO_PCOUT, CARRYCASCOUT, MULTSIGNOUT_PREG}$.</p> |
| 02/11/11 | 1.6 | <p>Updated Table 10 to include the industrial range specifications. Added Note 12 to Table 50. Revised T_{BPICCO} values in Table 52. Updated range description for F_{INDUTY} in Table 57 and added note 8.</p> <p>The following revisions are due to specification changes as described in XCN11009, <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</i>.</p> <p>In Table 52, updated the values for T_{SMCKW}, T_{SPIDCC}, T_{SPICCM}, and T_{SPICFC}. In Table 57: MMCM Specification, added bandwidth settings to F_{PFDMIN} and added note 1.</p> |

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN (“PRODUCTS”) ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, “CRITICAL APPLICATIONS”). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.