

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	5820
Number of Logic Elements/Cells	74496
Total RAM Bits	5750784
Number of I/O	360
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6vcx75t-1ffg784i

Table 8: Available I/O Pin/Device/Package Combinations

Virtex-6 CXT Device	User I/O Pins	Virtex-6 CXT FPGA Package		
		FF484	FF784	FF1156
XC6VCX75T	Available User I/Os	240	360	–
	Differential I/O Pairs	120	180	–
XC6VCX130T	Available User I/Os	240	400	600
	Differential I/O Pairs	120	200	300
XC6VCX195T	Available User I/Os	–	400	600
	Differential I/O Pairs	–	200	300
XC6VCX240T	Available User I/Os	–	400	600
	Differential I/O Pairs	–	200	300

GTX Transceivers in CXT Devices


CXT devices have between 8 to 16 gigabit transceiver circuits. Each GTX transceiver is a combined transmitter and receiver capable of operating at a data rate between 480 Mb/s and 3.75 Gb/s. Lower data rates can be achieved using FPGA logic-based oversampling. The transmitter and receiver are independent circuits that use separate PLLs to multiply the reference frequency input by certain programmable numbers between 2 and 25, to become the bit-serial data clock. Each GTX transceiver has a large number of user-definable features and parameters. All of these can be defined during device configuration, and many can also be modified during operation.

FF484 Package Placement Diagrams

Figure 2 and Figure 3 show the placement diagrams for the GTX transceivers in the FF484 package.

Note: Unbonded locations in the FF484 package are:

- CX75T: X0Y8, X0Y9, X0Y10, X0Y11
- CX130T: X0Y0, X0Y1, X0Y2, X0Y3, and X0Y12, X0Y13, X0Y14, X0Y15




B1		MGTRXP3_115
B2		MGTRXN3_115
D1		MGTTXP3_115
D2		MGTTXN3_115



W3		MGTRXP3_114
W4		MGTRXN3_114
M1		MGTTXP3_114
M2		MGTTXN3_114



C3		MGTRXP2_115
C4		MGTRXN2_115
F1		MGTTXP2_115
F2		MGTTXN2_115



Y1		MGTRXP2_114
Y2		MGTRXN2_114
P1		MGTTXP2_114
P2		MGTTXN2_114

QUAD_115

J4		MGTRREFCLK1P_115
J3		MGTRREFCLK1N_115
L4		MGTRREFCLK0P_115
L3		MGTRREFCLK0N_115

QUAD_114

E3		MGTRXP1_115
E4		MGTRXN1_115
H1		MGTTXP1_115
H2		MGTTXN1_115

CX75T: GTXE1_X0Y1
CX130T: GTXE1_X0Y5

G3		MGTRXP0_115
G4		MGTRXN0_115
K1		MGTTXP0_115
K2		MGTTXN0_115


CX75T: GTXE1_X0Y0
CX130T: GTXE1_X0Y4



ds153_02_041510








Figure 2: Placement Diagram for the FF484 Package
(1 of 2)

Figure 3: Placement Diagram for the FF484 Package
(2 of 2)




ds153_06_041510






Figure 6: Placement Diagram for the FF784 Package
(3 of 3)



QUAD_114



QUAD_113



ds153_09_020210

Figure 9: Placement Diagram for the FF1156 Package
(3 of 4)

Figure 10: Placement Diagram for the FF1156 Package
(4 of 4)

ds153_10_020210

Virtex-6 CXT FPGA Electrical Characteristics Introduction

Virtex-6 CXT FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-6 CXT FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

All specifications are subject to change without notice.

Virtex-6 CXT FPGA DC Characteristics

Table 9: Absolute Maximum Ratings⁽¹⁾

Symbol	Description		Units
V_{CCINT}	Internal supply voltage relative to GND	-0.5 to 1.1	V
V_{CCAUX}	Auxiliary supply voltage relative to GND	-0.5 to 3.0	V
V_{CCO}	Output drivers supply voltage relative to GND	-0.5 to 3.0	V
V_{BATT}	Key memory battery backup supply	-0.5 to 3.0	V
V_{FS}	External voltage supply for eFUSE programming ⁽²⁾	-0.5 to 3.0	V
V_{REF}	Input reference voltage	-0.5 to 3.0	V
$V_{IN}^{(3)}$	2.5V or below I/O input voltage relative to GND ⁽⁴⁾ (user and dedicated I/Os)	-0.5 to $V_{CCO} + 0.5$	V
V_{TS}	Voltage applied to 3-state 2.5V or below output ⁽⁴⁾ (user and dedicated I/Os)	-0.5 to $V_{CCO} + 0.5$	V
T_{STG}	Storage temperature (ambient)	-65 to 150	°C
T_{SOL}	Maximum soldering temperature ⁽⁵⁾	+220	°C
T_j	Maximum junction temperature ⁽⁵⁾	+125	°C

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
2. When not programming eFUSE, connect V_{FS} to GND.
3. 2.5V I/O absolute maximum limit applied to DC and AC signals.
4. For I/O operation, refer to the *Virtex-6 FPGA SelectIO Resources User Guide*.
5. For soldering guidelines and thermal considerations, see *Virtex-6 FPGA Packaging and Pinout Specification*.

Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply.

Virtex-6 CXT devices require a power-on sequence of V_{CCINT} , V_{CCAUX} , and V_{CCO} . If the requirement can not be met, then V_{CCAUX} must always be powered prior to V_{CCO} . V_{CCAUX} and V_{CCO} can be powered by the same supply, therefore, both V_{CCAUX} and V_{CCO} are permitted to ramp simultaneously. Similarly, for the power-down sequence, V_{CCO} must be powered down prior to V_{CCAUX} or if powered by the same supply, V_{CCAUX} and V_{CCO} power-down simultaneously.

Table 13 shows the minimum current, in addition to I_{CCQ} , that are required by Virtex-6 CXT devices for proper power-on and configuration. If the current minimums shown in **Table 12** and **Table 13** are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after V_{CCINT} is applied.

Once initialized and configured, use the XPOWER tools to estimate current drain on these supplies.

Table 13: Power-On Current for Virtex-6 CXT Devices

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	I_{CCOMIN}	Units
	Typ ⁽¹⁾	Typ ⁽¹⁾	Typ ⁽¹⁾	
XC6VCX75T	See I_{CCINTQ} in Table 12	$I_{CCAUXQ} + 10$	$I_{CCOQ} + 30$ mA per bank	mA
XC6VCX130T	See I_{CCINTQ} in Table 12	$I_{CCAUXQ} + 10$	$I_{CCOQ} + 30$ mA per bank	mA
XC6VCX195T	See I_{CCINTQ} in Table 12	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30$ mA per bank	mA
XC6VCX240T	See I_{CCINTQ} in Table 12	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30$ mA per bank	mA

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPOWER™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 14: Power Supply Ramp Time

Symbol	Description	Ramp Time	Units
V_{CCINT}	Internal supply voltage relative to GND	0.20 to 50.0	ms
V_{CCO}	Output drivers supply voltage relative to GND	0.20 to 50.0	ms
V_{CCAUX}	Auxiliary supply voltage relative to GND	0.20 to 50.0	ms

GTX Transceiver DC Input and Output Levels

Table 25 summarizes the DC output specifications of the GTX transceivers in Virtex-6 CXT FPGAs. Consult the *Virtex-6 FPGA GTX Transceivers User Guide* for further details.

Table 25: GTX Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV _{PPIN}	Differential peak-to-peak input voltage	External AC coupled	125	—	2000	mV
V _{IN}	Absolute input voltage	DC coupled MGTAVTT = 1.2V	-400	—	MGTAVTT	mV
V _{CMIN}	Common mode input voltage	DC coupled MGTAVTT = 1.2V	—	2/3 MGTAVTT	—	mV
DV _{PPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to maximum setting	—	—	1000	mV
V _{CMOUTDC}	DC common mode output voltage	Equation based			MGTAVTT – DV _{PPOUT} /4	mV
R _{IN}	Differential input resistance		80	100	130	Ω
R _{OUT}	Differential output resistance		80	100	120	Ω
T _{OSKEW}	Transmitter output pair (TXP and TXN) intra-pair skew		—	2	8	ps
C _{EXT}	Recommended external AC coupling capacitor ⁽²⁾		—	100	—	nF

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in *Virtex-6 FPGA GTX Transceivers User Guide* and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 11: Single-Ended Peak-to-Peak Voltage




Figure 12: Differential Peak-to-Peak Voltage

Table 30: GTX Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Conditions	Speed Grade		Units
			-2	-1	
F_{TXOUT}	TXOUTCLK maximum frequency	Internal 20-bit data path	187.5	187.5	MHz
		Internal 16-bit data path	234.38	234.38	MHz
F_{RXREC}	RXRECCCLK maximum frequency	Internal 20-bit data path	187.5	187.5	MHz
		Internal 16-bit data path	234.38	234.38	MHz
T_{RX}	RXUSRCLK maximum frequency		234.38	234.38	MHz
T_{RX2}	RXUSRCLK2 maximum frequency	1 byte interface	376	312.5	MHz
		2 byte interface	234.38	234.38	MHz
		4 byte interface	117.19	117.19	MHz
T_{TX}	TXUSRCLK maximum frequency		234.38	234.38	MHz
T_{TX2}	TXUSRCLK2 maximum frequency	1 byte interface	376	312.5	MHz
		2 byte interface	234.38	234.38	MHz
		4 byte interface	117.19	117.19	MHz

Notes:

- Clocking must be implemented as described in *Virtex-6 FPGA GTX Transceivers User Guide*.

Table 31: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F_{GTXTX}	Serial data rate range		0.480	–	F_{GTXMAX}	Gb/s
T_{RTX}	TX Rise time	20%–80%	–	120	–	ps
T_{FTX}	TX Fall time	80%–20%	–	120	–	ps
T_{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		–	–	350	ps
$V_{TXOOBVDP}$	Electrical idle amplitude		–	–	15	mV
$T_{TXOOBTRANSITION}$	Electrical idle transition time		–	–	75	ns
$T_{J3.75}$	Total Jitter ⁽²⁾⁽³⁾	3.75 Gb/s	–	–	0.34	UI
$D_{J3.75}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.16	UI
$T_{J3.125}$	Total Jitter ⁽²⁾⁽³⁾	3.125 Gb/s	–	–	0.2	UI
$D_{J3.125}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.1	UI
$T_{J3.125L}$	Total Jitter ⁽²⁾⁽³⁾	3.125 Gb/s ⁽⁴⁾	–	–	0.35	UI
$D_{J3.125L}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.16	UI
$T_{J2.5}$	Total Jitter ⁽²⁾⁽³⁾	2.5 Gb/s ⁽⁵⁾	–	–	0.20	UI
$D_{J2.5}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.08	UI
$T_{J1.25}$	Total Jitter ⁽²⁾⁽³⁾	1.25 Gb/s ⁽⁶⁾	–	–	0.15	UI
$D_{J1.25}$	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.06	UI
T_{J600}	Total Jitter ⁽²⁾⁽³⁾	600 Mb/s	–	–	0.1	UI
D_{J600}	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.03	UI

Table 31: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T _{J480}	Total Jitter ⁽²⁾⁽³⁾	480 Mb/s	–	–	0.1	UI
D _{J480}	Deterministic Jitter ⁽²⁾⁽³⁾		–	–	0.03	UI

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX transceiver sites.
2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of $1e^{-12}$.
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.

Table 32: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
F _{GTXRX}	Serial data rate	RX oversampler not enabled	0.600	–	F _{GTXMAX}	Gb/s
		RX oversampler enabled	0.480	–	0.600	Gb/s
T _{RXELECIDLE}	Time for RXELECIDLE to respond to loss or restoration of data			–	75	–
R _{XOOBVDPP}	OOB detect threshold peak-to-peak			60	–	150
R _{XSS}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated @ 33 KHz		–5000	–	0
R _{XRL}	Run length (CID)	Internal AC capacitor bypassed			–	512
R _{XPPMTOL}	Data/REFCLK PPM offset tolerance	CDR 2 nd -order loop disabled		–200	–	200
		CDR 2 nd -order loop enabled		–2000	–	2000
SJ Jitter Tolerance⁽²⁾						
JT_SJ _{3.75}	Sinusoidal Jitter ⁽³⁾	3.75 Gb/s		0.44	–	–
JT_SJ _{3.125}	Sinusoidal Jitter ⁽³⁾	3.125 Gb/s		0.45	–	–
JT_SJ _{3.125L}	Sinusoidal Jitter ⁽³⁾	3.125 Gb/s ⁽⁴⁾		0.45	–	–
JT_SJ _{2.5}	Sinusoidal Jitter ⁽³⁾	2.5 Gb/s ⁽⁵⁾		0.5	–	–
JT_SJ _{1.25}	Sinusoidal Jitter ⁽³⁾	1.25 Gb/s ⁽⁶⁾		0.5	–	–
JT_SJ ₆₇₅	Sinusoidal Jitter ⁽³⁾	675 Mb/s		0.4	–	–
JT_SJ ₄₈₀	Sinusoidal Jitter ⁽³⁾	480 Mb/s		0.4	–	–
SJ Jitter Tolerance with Stressed Eye⁽²⁾						
JT_TJSE _{3.125}	Total Jitter with Stressed Eye ⁽⁷⁾	3.125 Gb/s		0.70	–	–
JT_SJSE _{3.125}	Sinusoidal Jitter with Stressed Eye ⁽⁷⁾	3.125 Gb/s		0.1	–	–

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a bit-error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.
7. Composite jitter with RX equalizer enabled. DFE disabled.

Switching Characteristics

All values represented in this data sheet are based on the speed specification (version 1.08). Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

Table 36 correlates the current status of each Virtex-6 CXT device on a per speed grade basis.

Table 36: Virtex-6 CXT Device/Speed Grade Designations

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC6VCX75T			-2, -1
XC6VCX130T			-2, -1
XC6VCX195T			-2, -1
XC6VCX240T			-2, -1

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-6 CXT devices.

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 37 lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 37: Virtex-6 CXT Device/Production Software and Speed Specification Release

Device	Speed Grade Designations	
	-2	-1
XC6VCX75T	ISE 12.2 (with speed file patch) v1.06	
XC6VCX130T		ISE 12.1 v1.04
XC6VCX195T	ISE 12.2 (with speed file patch) v1.06	
XC6VCX240T		ISE 12.1 v1.04

Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

IOB Pad Input/Output/3-State Switching Characteristics

Table 38 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

T_{IOP} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 39 summarizes the value of T_{IOTPHZ} . T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

Table 38: IOB Switching Characteristics

I/O Standard	T_{IOP}		T_{IOOP}		T_{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-2	-1	-2	-1	-2	-1		
LVDS_25	1.09	1.09	1.68	1.68	1.68	1.68	ns	
LVDSEXT_25	1.09	1.09	1.84	1.84	1.84	1.84	ns	
HT_25	1.09	1.09	1.78	1.78	1.78	1.78	ns	
BLVDS_25	1.09	1.09	1.67	1.67	1.67	1.67	ns	
RSDS_25 (point to point)	1.09	1.09	1.68	1.68	1.68	1.68	ns	
HSTL_I	1.06	1.06	1.73	1.73	1.73	1.73	ns	
HSTL_II	1.06	1.06	1.74	1.74	1.74	1.74	ns	
HSTL_III	1.06	1.06	1.71	1.71	1.71	1.71	ns	
HSTL_I_18	1.06	1.06	1.75	1.75	1.75	1.75	ns	
HSTL_II_18	1.06	1.06	1.81	1.81	1.81	1.81	ns	
HSTL_III_18	1.06	1.06	1.71	1.71	1.71	1.71	ns	
SSTL2_I	1.06	1.06	1.77	1.77	1.77	1.77	ns	
SSTL2_II	1.06	1.06	1.72	1.72	1.72	1.72	ns	
SSTL15	1.06	1.06	1.71	1.71	1.71	1.71	ns	
LVCMOS25, Slow, 2 mA	0.66	0.66	6.01	6.01	6.01	6.01	ns	
LVCMOS25, Slow, 4 mA	0.66	0.66	3.79	3.79	3.79	3.79	ns	
LVCMOS25, Slow, 6 mA	0.66	0.66	3.08	3.08	3.08	3.08	ns	
LVCMOS25, Slow, 8 mA	0.66	0.66	2.72	2.72	2.72	2.72	ns	
LVCMOS25, Slow, 12 mA	0.66	0.66	2.17	2.17	2.17	2.17	ns	
LVCMOS25, Slow, 16 mA	0.66	0.66	2.29	2.29	2.29	2.29	ns	
LVCMOS25, Slow, 24 mA	0.66	0.66	2.02	2.02	2.02	2.02	ns	
LVCMOS25, Fast, 2 mA	0.66	0.66	6.04	6.04	6.04	6.04	ns	
LVCMOS25, Fast, 4 mA	0.66	0.66	3.82	3.82	3.82	3.82	ns	
LVCMOS25, Fast, 6 mA	0.66	0.66	2.99	2.99	2.99	2.99	ns	
LVCMOS25, Fast, 8 mA	0.66	0.66	2.65	2.65	2.65	2.65	ns	
LVCMOS25, Fast, 12 mA	0.66	0.66	2.08	2.08	2.08	2.08	ns	
LVCMOS25, Fast, 16 mA	0.66	0.66	2.13	2.13	2.13	2.13	ns	
LVCMOS25, Fast, 24 mA	0.66	0.66	1.99	1.99	1.99	1.99	ns	

Table 38: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}		T _{IOOP}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-2	-1	-2	-1	-2	-1		
LVPECL_25	1.09	1.09	1.65	1.65	1.65	1.65	ns	
HSTL_I_12	1.06	1.06	1.78	1.78	1.78	1.78	ns	
HSTL_I_DCI	1.06	1.06	1.66	1.66	1.66	1.66	ns	
HSTL_II_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
HSTL_II_T_DCI	1.06	1.06	1.66	1.66	1.66	1.66	ns	
HSTL_III_DCI	1.06	1.06	1.62	1.62	1.62	1.62	ns	
HSTL_I_DCI_18	1.06	1.06	1.68	1.68	1.68	1.68	ns	
HSTL_II_DCI_18	1.06	1.06	1.62	1.62	1.62	1.62	ns	
HSTL_II_T_DCI_18	1.06	1.06	1.68	1.68	1.68	1.68	ns	
HSTL_III_DCI_18	1.06	1.06	1.69	1.69	1.69	1.69	ns	
DIFF_HSTL_I_18	1.09	1.09	1.75	1.75	1.75	1.75	ns	
DIFF_HSTL_I_DCI_18	1.09	1.09	1.68	1.68	1.68	1.68	ns	
DIFF_HSTL_I	1.09	1.09	1.73	1.73	1.73	1.73	ns	
DIFF_HSTL_I_DCI	1.09	1.09	1.66	1.66	1.66	1.66	ns	
DIFF_HSTL_II_18	1.09	1.09	1.81	1.81	1.81	1.81	ns	
DIFF_HSTL_II_DCI_18	1.09	1.09	1.62	1.62	1.62	1.62	ns	
DIFF_HSTL_II_T_DCI_18	1.09	1.09	1.68	1.68	1.68	1.68	ns	
DIFF_HSTL_II	1.09	1.09	1.74	1.74	1.74	1.74	ns	
DIFF_HSTL_II_DCI	1.09	1.09	1.68	1.68	1.68	1.68	ns	
SSTL2_I_DCI	1.06	1.06	1.70	1.70	1.70	1.70	ns	
SSTL2_II_DCI	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL2_II_T_DCI	1.06	1.06	1.70	1.70	1.70	1.70	ns	
SSTL18_I	1.06	1.06	1.75	1.75	1.75	1.75	ns	
SSTL18_II	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL18_I_DCI	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL18_II_DCI	1.06	1.06	1.63	1.63	1.63	1.63	ns	
SSTL18_II_T_DCI	1.06	1.06	1.67	1.67	1.67	1.67	ns	
SSTL15_T_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
SSTL15_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
DIFF_SSTL2_I	1.09	1.09	1.77	1.77	1.77	1.77	ns	
DIFF_SSTL2_I_DCI	1.09	1.09	1.70	1.70	1.70	1.70	ns	
DIFF_SSTL2_II	1.09	1.09	1.72	1.72	1.72	1.72	ns	
DIFF_SSTL2_II_DCI	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL2_II_T_DCI	1.09	1.09	1.70	1.70	1.70	1.70	ns	
DIFF_SSTL18_I	1.09	1.09	1.75	1.75	1.75	1.75	ns	
DIFF_SSTL18_I_DCI	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL18_II	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL18_II_DCI	1.09	1.09	1.63	1.63	1.63	1.63	ns	

Table 38: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}		T _{IOOP}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-2	-1	-2	-1	-2	-1		
DIFF_SSTL18_II_T_DCI	1.09	1.09	1.67	1.67	1.67	1.67	ns	
DIFF_SSTL15	1.06	1.06	1.71	1.71	1.71	1.71	ns	
DIFF_SSTL15_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	
DIFF_SSTL15_T_DCI	1.06	1.06	1.68	1.68	1.68	1.68	ns	

Table 39: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

Symbol	Description	Speed Grade		Units
		-2	-1	
T _{IOTPHZ}	T input to Pad high-impedance	0.99	0.99	ns

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 40 shows the test setup parameters used for measuring input delay.

Table 40: Input Delay Measurement Methodology

Description	I/O Standard Attribute	V _L ⁽¹⁾⁽²⁾	V _H ⁽¹⁾⁽²⁾	V _{MEAS} (1,4,5)	V _{REF} (1,3,5)
LVCMOS, 2.5V	LVCMOS25	0	2.5	1.25	—
LVCMOS, 1.8V	LVCMOS18	0	1.8	0.9	—
LVCMOS, 1.5V	LVCMOS15	0	1.5	0.75	—
HSTL (High-Speed Transceiver Logic), Class I & II	HSTL_I, HSTL_II	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.75
HSTL, Class III	HSTL_III	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
HSTL, Class III 1.8V	HSTL_III_18	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	1.08
SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V	SSTL3_I, SSTL3_II	V _{REF} - 1.00	V _{REF} + 1.00	V _{REF}	1.5
SSTL, Class I & II, 2.5V	SSTL2_I, SSTL2_II	V _{REF} - 0.75	V _{REF} + 0.75	V _{REF}	1.25
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
LVDS (Low-Voltage Differential Signaling), 2.5V	LVDS_25	1.2 - 0.125	1.2 + 0.125	0 ⁽⁶⁾	—
LVDSEXT (LVDS Extended Mode), 2.5V	LVDSEXT_25	1.2 - 0.125	1.2 + 0.125	0 ⁽⁶⁾	—
HT (HyperTransport), 2.5V	LDT_25	0.6 - 0.125	0.6 + 0.125	0 ⁽⁶⁾	—

Notes:

- The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
- Input waveform switches between V_L and V_H.
- Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
- Input voltage level from which measurement starts.
- This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in Figure 14.
- The value given is the differential output voltage.

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 14](#) and [Figure 15](#).




Figure 14: Single Ended Test Setup




Figure 15: Differential Test Setup

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 41](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 41: Output Delay Measurement Methodology

Description	I/O Standard Attribute	R_{REF} (Ω)	C_{REF} ⁽¹⁾ (pF)	V_{MEAS} (V)	V_{REF} (V)
LVCMOS, 2.5V	LVCMOS25	1M	0	1.25	0
LVCMOS, 1.8V	LVCMOS18	1M	0	0.9	0
LVCMOS, 1.5V	LVCMOS15	1M	0	0.75	0
LVCMOS, 1.2V	LVCMOS12	1M	0	0.75	0
HSTL (High-Speed Transceiver Logic), Class I	HSTL_I	50	0	V_{REF}	0.75
HSTL, Class II	HSTL_II	25	0	V_{REF}	0.75
HSTL, Class III	HSTL_III	50	0	0.9	1.5
HSTL, Class I, 1.8V	HSTL_I_18	50	0	V_{REF}	0.9
HSTL, Class II, 1.8V	HSTL_II_18	25	0	V_{REF}	0.9
HSTL, Class III, 1.8V	HSTL_III_18	50	0	1.1	1.8
SSTL (Stub Series Terminated Logic), Class I, 1.8V	SSTL18_I	50	0	V_{REF}	0.9
SSTL, Class II, 1.8V	SSTL18_II	25	0	V_{REF}	0.9
SSTL, Class I, 2.5V	SSTL2_I	50	0	V_{REF}	1.25
SSTL, Class II, 2.5V	SSTL2_II	25	0	V_{REF}	1.25
LVDS (Low-Voltage Differential Signaling), 2.5V	LVDS_25	100	0	0 ⁽²⁾	1.2
LVDSEXT (LVDS Extended Mode), 2.5V	LVDS_25	100	0	0 ⁽²⁾	1.2
BLVDS (Bus LVDS), 2.5V	BLVDS_25	100	0	0 ⁽²⁾	0

Output Serializer/Deserializer Switching Characteristics

Table 45: OSERDES Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
Setup/Hold				
T _{OSDCK_D} /T _{OSCKD_D}	D input Setup/Hold with respect to CLKDIV	0.31/-0.12	0.31/-0.12	ns
T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾	T input Setup/Hold with respect to CLK	0.56/-0.08	0.56/-0.08	ns
T _{OSDCK_T2} /T _{OSCKD_T2} ⁽¹⁾	T input Setup/Hold with respect to CLKDIV	0.31/-0.08	0.31/-0.08	ns
T _{OSCCK_OCE} /T _{OSCKC_OCE}	OCE input Setup/Hold with respect to CLK	0.22/-0.05	0.22/-0.05	ns
T _{OSCCK_S}	SR (Reset) input Setup with respect to CLKDIV	0.07	0.07	ns
T _{OSCCK_TCE} /T _{OSCKC_TCE}	TCE input Setup/Hold with respect to CLK	0.21/-0.05	0.21/-0.05	ns
Sequential Delays				
T _{OSCKO_OQ}	Clock to out from CLK to OQ	0.82	0.82	ns
T _{OSCKO_TQ}	Clock to out from CLK to TQ	0.82	0.82	ns
Combinatorial				
T _{OSDO_TTQ}	T input to TQ Out	0.97	0.97	ns

Notes:

1. T_{OSDCK_T2} and T_{OSCKD_T2} are reported as T_{OSDCK_T}/T_{OSCKD_T} in the TRACE report.

Table 50: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade		Units
		-2	-1	
Maximum Frequency				
F_{MAX}	Block RAM (Write First and No Change modes)	400	350	MHz
	Block RAM (Read First mode)	400	347	MHz
	Block RAM (SDP mode) ⁽¹²⁾	400	347	MHz
$F_{MAX_CASCADE}$	Block RAM Cascade (Write First and No Change modes)	400	347	MHz
	Block RAM Cascade (Read First mode)	350	304	MHz
F_{MAX_FIFO}	FIFO in all modes	400	350	MHz
F_{MAX_ECC}	Block RAM and FIFO in ECC configuration	325	282	MHz

Notes:

1. TRACE will report all of these parameters as T_{RCKO_DO} .
2. T_{RCKO_DOR} includes T_{RCKO_DOW} , T_{RCKO_DOPR} , and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with $DO_REG = 0$.
4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with $DO_REG = 1$.
6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY} , T_{RCKO_AFULL} , T_{RCKO_EMPTY} , T_{RCKO_FULL} , T_{RCKO_RDERR} , T_{RCKO_WRERR} .
7. $T_{RCKO_POINTERS}$ includes both $T_{RCKO_RDCOUNT}$ and $T_{RCKO_WRCOUNT}$.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. T_{RCKO_DI} includes both A and B inputs as well as the parity inputs of A and B.
10. T_{RCKO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. The FIFO reset must be asserted for at least three positive clock edges.
12. When using ISE software v12.4 or later, if the RDARRDR_COLLISION_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster F_{MAX} for WRITE_FIRST/NO_CHANGE modes apply.

Table 51: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade		Units
		-2	-1	
Combinatorial Delays from Input Pins to Cascading Output Pins				
T _{DSPDO_{A; B}_{ACOUT; BCOUT}}	{A, B} input to {ACOUT, BCOUT} output	0.65	0.75	ns
T _{DSPDO_{A, B}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MULT}	{A, B} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	5.24	6.03	ns
T _{DSPDO_D_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MULT}	D input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	4.94	5.68	ns
T _{DSPDO_{A, B}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}}	{A, B} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier	2.19	2.52	ns
T _{DSPDO_{C, CARRYIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}}	{C, CARRYIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	1.95	2.25	ns
Combinatorial Delays from Cascading Input Pins to All Output Pins				
T _{DSPDO_{ACIN, BCIN}_{P, CARRYOUT}_MULT}	{ACIN, BCIN} input to {P, CARRYOUT} output using multiplier	4.97	5.72	ns
T _{DSPDO_{ACIN, BCIN}_{P, CARRYOUT}}	{ACIN, BCIN} input to {P, CARRYOUT} output not using multiplier	1.92	2.21	ns
T _{DSPDO_{ACIN; BCIN}_{ACOUT; BCOUT}}	{ACIN, BCIN} input to {ACOUT, BCOUT} output	0.49	0.57	ns
T _{DSPDO_{ACIN, BCIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MULT}	{ACIN, BCIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	5.10	5.86	ns
T _{DSPDO_{ACIN, BCIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}}	{ACIN, BCIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier	2.05	2.35	ns
T _{DSPDO_{PCIN, CARRYCASIN, MULTSIGNIN}_{P, CARRYOUT}}	{PCIN, CARRYCASIN, MULTSIGNIN} input to {P, CARRYOUT} output	1.60	1.83	ns
T _{DSPDO_{PCIN, CARRYCASIN, MULTSIGNIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}}	{PCIN, CARRYCASIN, MULTSIGNIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	1.72	1.98	ns
Clock to Outs from Output Register Clock to Output Pins				
T _{DSPCKO_{P, CARRYOUT}_PREG}	CLK (PREG) to {P, CARRYOUT} output	0.50	0.57	ns
T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_PREG}	CLK (PREG) to {CARRYCASOUT, PCOUT, MULTSIGNOUT} output	0.50	0.66	ns
Clock to Outs from Pipeline Register Clock to Output Pins				
T _{DSPCKO_{P, CARRYOUT}_MREG}	CLK (MREG) to {P, CARRYOUT} output	2.30	2.65	ns
T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MREG}	CLK (MREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	2.43	2.79	ns
T _{DSPCKO_{P, CARRYOUT}_ADREG_MULT}	CLK (ADREG) to {P, CARRYOUT} output	3.72	4.72	ns
T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_ADREG_MULT}	CLK (ADREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	3.84	4.42	ns
Clock to Outs from Input Register Clock to Output Pins				
T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT}	CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier	5.36	6.16	ns
T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}}	CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier	2.27	2.61	ns
T _{DSPCKO_{P, CARRYOUT}_CREG}	CLK (CREG) to {P, CARRYOUT} output	2.27	2.61	ns
T _{DSPCKO_{P, CARRYOUT}_DREG_MULT}	CLK (DREG) to {P, CARRYOUT} output	5.25	6.04	ns

Configuration Switching Characteristics

Table 52: Configuration Switching Characteristics

Symbol	Description	Speed Grade		Units
		-2	-1	
Power-up Timing Characteristics				
T _{PL} ⁽¹⁾	Program Latency	3	3	ms, Max
T _{POR} ⁽¹⁾	Power-on-Reset	15/55	15/55	ms, Min/Max
T _{ICCK}	CCLK (output) delay	400	400	ns, Min
T _{PROGRAM}	Program Pulse Width	250	250	ns, Min
Master/Slave Serial Mode Programming Switching⁽¹⁾				
T _{DCCCK/T_{CCKD}}	DIN Setup/Hold, slave mode	4.0/0.0	4.0/0.0	ns, Min
T _{DSCCK/T_{SCKD}}	DIN Setup/Hold, master mode	4.0/0.0	4.0/0.0	ns, Min
T _{CCO}	DOUT at 2.5V	6	6	ns, Max
	DOUT at 1.8V	6	6	ns, Max
F _{MCCK}	Maximum CCLK frequency, serial modes	100	100	MHz, Max
F _{MCCKTOL}	Frequency Tolerance, master mode with respect to nominal CCLK	55	55	%
F _{MSCCK}	Slave mode external CCLK	100	100	MHz
SelectMAP Mode Programming Switching				
T _{SMDCCK/T_{SMCKD}}	SelectMAP Data Setup/Hold	4.0/0.0	4.0/0.0	ns, Min
T _{SMCSCCK/T_{SMCKCS}}	CSI_B Setup/Hold	4.0/0.0	4.0/0.0	ns, Min
T _{SMCCKW/T_{SMWCCK}}	RDWR_B Setup/Hold	10.0/0.0	10.0/0.0	ns, Min
T _{SMCKCSO}	CSO_B clock to out (330 Ω pull-up resistor required)	7	7	ns, Min
T _{SMCO}	CCLK to DATA out in readback at 2.5V	8	8	ns, Max
	CCLK to DATA out in readback at 1.8V	8	8	ns, Max
T _{SMCKBY}	CCLK to BUSY out in readback at 2.5V	6	6	ns, Max
	CCLK to BUSY out in readback at 1.8V	6	6	ns, Max
F _{SMCCK}	Maximum Frequency with respect to nominal CCLK	100	100	MHz, Max
F _{RBCCK}	Maximum Readback Frequency with respect to nominal CCLK	100	100	MHz, Max
F _{MCCKTOL}	Frequency Tolerance with respect to nominal CCLK	55	55	%
Boundary-Scan Port Timing Specifications				
T _{TAPTCK/T_{TCKTAP}}	TMS and TDI Setup time before TCK/ Hold time after TCK	3.0/2.0	3.0/2.0	ns, Min
T _{TCKTDO}	TCK falling edge to TDO output valid at 2.5V	6	6	ns, Max
	TCK falling edge to TDO output valid at 1.8V	6	6	ns, Max
F _{TCK}	Maximum configuration TCK clock frequency	66	66	MHz, Max
F _{TCKB_MIN}	Minimum boundary-scan TCK clock frequency when using IEEE Std 1149.6 (AC-JTAG). Minimum operating temperature for IEEE Std 1149.6 is 0°C.	15	15	MHz, Min
F _{TCKB}	Maximum boundary-scan TCK clock frequency	66	66	MHz, Max

Table 55: Regional Clock Switching Characteristics (BUFR)

Symbol	Description	Speed Grade		Units
		-2	-1	
T_{BRCKO_O}	Clock to out delay from I to O	0.75	0.75	ns
		0.75	0.75	ns
		0.75	0.75	ns
		0.75	0.75	ns
$T_{BRCKO_O_BYP}$	Clock to out delay from I to O with Divide Bypass attribute set	0.37	0.37	ns
		0.37	0.37	ns
		0.37	0.37	ns
		0.37	0.37	ns
T_{BRDO_O}	Propagation delay from CLR to O	0.83	0.83	ns
Maximum Frequency				
F_{MAX}	Regional clock tree (BUFR)	300	300	MHz

Table 56: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade		Units
		-2	-1	
T_{BHCKO_O}	BUFH delay from I to O	0.13	0.13	ns
$T_{BHCKC_CE}/T_{BHCKC_CE}$	CE pin Setup and Hold	0.05/0.05	0.05/0.05	ns
Maximum Frequency				
F_{MAX}	Horizontal clock buffer (BUFH)	700	700	MHz

MMCM Switching Characteristics

Table 57: MMCM Specification

Symbol	Description	Speed Grade		Units
		-2	-1	
F_{INMAX}	Maximum Input Clock Frequency ⁽¹⁾	700	700	MHz
F_{INMIN}	Minimum Input Clock Frequency	10	10	MHz
$F_{INJITTER}$	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max		
F_{INDUTY}	Allowable Input Duty Cycle: 10—49 MHz	25/75		%
	Allowable Input Duty Cycle: 50—199 MHz	30/70		%
	Allowable Input Duty Cycle: 200—399 MHz	35/65		%
	Allowable Input Duty Cycle: 400—499 MHz	40/60		%
	Allowable Input Duty Cycle: >500 MHz	45/55		%
F_{MIN_PSCLK}	Minimum Dynamic Phase Shift Clock Frequency	0.01	0.01	MHz
F_{MAX_PSCLK}	Maximum Dynamic Phase Shift Clock Frequency	450	450	MHz
F_{VCOMIN}	Minimum MMCM VCO Frequency	600	600	MHz
F_{VCOMAX}	Maximum MMCM VCO Frequency	1200	1200	MHz
$F_{BANDWIDTH}$	Low MMCM Bandwidth at Typical ⁽²⁾	1.00	1.00	MHz
	High MMCM Bandwidth at Typical ⁽²⁾	4.00	4.00	MHz

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.