

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	RS08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	254 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9rs08kb12cwj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Freescale Semiconductor**

Data Sheet: Technical Data

### Document Number: MC9RS08KB12 Rev. 5, 1/2012

# MC9RS08KB12 Series

Covers:MC9RS08KB12 MC9RS08KB8 MC9RS08KB4 MC9RS08KB2

- 8-Bit RS08 Central Processor Unit (CPU)
  - Up to 20 MHz CPU at 1.8 V to 5.5 V across temperature range of -40 °C to 85 °C
  - Subset of HC08 instruction set with added BGND instruction
  - Single Global interrupt vector
- On-Chip Memory
  - Up to 12 KB flash read/program/erase over full operating voltage and temperature,
  - 12 KB/8 KB/4 KB/2 KB flash are optional - Up to 254-byte random-access memory (RAM),
  - 254-byte/126-byte RAM are optional
  - Security circuitry to prevent unauthorized access to flash contents
- · Power-Saving Modes
  - Wait mode CPU shuts down; system clocks continue to run; full voltage regulation
  - Stop mode CPU shuts down; system clocks are stopped; voltage regulator in standby
  - Wakeup from power-saving modes using RTI, KBI, ADC, ACMP, SCI and LVD
- Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies up to 10 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal low power oscillator
  - Low-voltage detection with reset or interrupt
  - Illegal opcode detection with reset
  - Illegal address detection with reset
  - Flash-block protection

MC9RS08KB12 20-Pin SOIC Case 751D

16-Pin TSSOP Case 948F



24-Pin QFN Case 1982-01

> 16-Pin SOIC N/B Case 751B

8-Pin SOIC Case 751

- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- Peripherals
  - ADC 12-channel, 10-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop; hardware trigger
  - ACMP Analog comparator; full rail-to-rail supply operation; option to compare to fixed internal bandgap reference voltage; can operate in stop mode
  - TPM One 2-channel timer/pulse-width modulator module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
  - IIC Inter-integrated circuit bus module capable of operation up to 100 kbps with maximum bus loading; capable of higher baud rates with reduced loading
  - **SCI** One serial communications interface module with optional 13-bit break; LIN extensions
  - MTIM Two 8-bit modulo timers; optional clock sources
  - **RTI** One real-time clock with optional clock sources
- KBI Keyboard interrupts; up to 8 ports
- Input/Output
  - 18 GPIOs in 24- and 20-pin packages; 14 GPIOs in 16-pin package; 6 GPIOs in 8-pin package; including one output-only pin and one input-only pin
  - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package Options
  - MC9RS08KB12/MC9RS08KB8/MC9RS08KB4
    - 24-pin QFN, 20-pin SOIC, 16-pin SOIC NB or TSSOP
  - MC9RS08KB2
    - 8-pin SOIC or DFN

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2012. All rights reserved.





# **Table of Contents**

MCU	Block Diagram
Pin A	ssignments
Elect	rical Characteristics6
3.1	Introduction
3.2	Parameter Classification6
3.3	Absolute Maximum Ratings7
3.4	Thermal Characteristics7
3.5	ESD Protection and Latch-Up Immunity
3.6	DC Characteristics
3.7	Supply Current Characteristics
3.8	External Oscillator (XOSC) Characteristics
3.9	AC Characteristics
	Pin A Elect 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8

4	3.11 3.12 3.13 3.14	3.9.1Control Timing.273.9.2TPM/MTIM Module Timing.28Analog Comparator (ACMP) Electrical.28Internal Clock Source Characteristics.29ADC Characteristics.29Flash Specifications.33EMC Performance.353.14.1Radiated Emissions.36
4 5		anical Drawings
9	WICCH	

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

### http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	4/13/2009	Updated on shared review comments, added package information.
2	5/22/2009	Completed most of the TBDs, corrected the block diagram.
3	8/31/2009	Completed all the TBDs. Changed $V_{LVD}$ and added $R_{PD}$ in the Table 7. Changed $SI_{DD}$ , ADC adder from stop, RTI adder from stop with 1 kHz clock source enabled and LVI adder from stop at 5 V in the Table 8.
4	6/23/2011	Split the 10-Bit ADC Characteristics to Table 15 and Table 16 for the V <sub>DDAD</sub> ranges. Corrected the note 4 in the Table 8.
5	1/30/2012	Added 24-pin QFN package.


# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9RS08KB12RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

#### MC9RS08KB12 Series MCU Data Sheet, Rev. 5





# 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9RS08KB12 MCU.




Figure 1. MC9RS08KB12 Series Block Diagram

# 2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9RS08KB12 series.



**Pin Assignments** 

	Pin Nu	umber			< Low	est <b>Priority</b>	> Highest	
24	20	16	8	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	3	3	3					V <sub>DD</sub>
2	_		—	NC				
3	4	4	4					V <sub>SS</sub>
4	5	5	—	PTB7	SCL <sup>1</sup>			EXTAL
5	6	6	—	PTB6	SDA <sup>1</sup>			XTAL
6	7	7	—	PTB5	TPMCH1 <sup>2</sup>			
7	8	8	—	PTB4	TPMCH0 <sup>2</sup>			
8	9		—	PTC3			ADP11	
9	10		—	PTC2			ADP10	
10	11		—	PTC1			ADP9	
11	12		—	PTC0			ADP8	
12	13	9	—	PTB3	KBIP7		ADP7	
13	14	10	—	PTB2	KBIP6		ADP6	
14	15	11	—	PTB1	KBIP5	TxD <sup>3</sup>	ADP5	
15	16	12	—	PTB0	KBIP4	RxD <sup>3</sup>	ADP4	
16	17	13	5	PTA3	KBIP3	SCL <sup>1</sup>	TxD <sup>3</sup>	ADP3
17	18	14	6	PTA2	KBIP2	SDA <sup>1</sup>	RxD <sup>3</sup>	ADP2
18	19	15	7	PTA1	KBIP1	TPMCH1 <sup>2</sup>	ADP1	ACMP-
19	20	16	8	PTA0	KBIP0	TPMCH0 <sup>2</sup>	ADP0	ACMP+
20	—	_	—	NC				
21	—	—	_	NC				
22	—	—	—	NC				
23	1	1	1	PTA5		TCLK	RESET	V <sub>PP</sub>
24	2	2	2	PTA4	ACMPO	BKGD	MS	

Table 1. Pin Availability by Package Pin-Count

<sup>1</sup> IIC pins can be remapped to PTB6 and PTB7, default reset location is PTA2 and PTA3. It can be configured only once.

<sup>2</sup> TPM pins can be remapped to PTB4 and PTB5, default reset location is PTA0 and PTA1.

<sup>3</sup> SCI pins can be remapped to PTA2 and PTA3, default reset location is PTB0 and PTB1. It can be configured only once.



#### **Table 2. Parameter Classifications**

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this chapter.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance,  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

Table 3. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> except the  $\overline{\text{RESET}}/V_{PP}$  pin which is internally clamped to V<sub>SS</sub> only.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

## 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of



During the device qualification ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	1	_
L atab un	Minimum input voltage limit	—	-2.5	V
Latch-up	Maximum input voltage limit	—	7.5	V

Table 5. ESD and Latch-Up Test Conditions

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	V
3	Latch-up current at $T_A = 85 \ ^{\circ}C$	I <sub>LAT</sub>	±100		mA

Table 6. ESD and Latch-Up Protection Characteristics

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

No.	С	Parameter	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage (run, wait and stop modes.) 0 < f <sub>Bus</sub> <10 MHz	V <sub>DD</sub>	1.8	_	5.5	V
2	С	Minimum RAM retention supply voltage applied to $V_{\mbox{\scriptsize DD}}$	V <sub>RAM</sub>	0.8 <sup>1</sup>		_	V
3	Ρ	Low-voltage detection threshold (V <sub>DD</sub> falling) (V <sub>DD</sub> rising)	$V_{LVD}$	1.80 1.88	1.86 1.94	1.95 2.05	V
4	С	Power on RESET (POR) voltage	V <sub>POR</sub> <sup>1</sup>	0.9		1.7	V
5	С	Input high voltage (V <sub>DD</sub> > 2.3V) (all digital inputs)	V <sub>IH</sub>	$0.70 \times V_{DD}$	_	—	V
6	С	Input high voltage (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.3 V) (all digital inputs)	V <sub>IH</sub>	$0.85 \times V_{DD}$	_	_	V
7	С	Input low voltage (V <sub>DD</sub> > 2.3 V) (all digital inputs)	V <sub>IL</sub>	—	_	$0.30 \times V_{DD}$	V
8	С	Input low voltage (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.3 V) (all digital inputs)	V <sub>IL</sub>	_	_	$0.30  imes V_{DD}$	V
9	С	Input hysteresis (all digital inputs)	V <sub>hys</sub> 1	$0.06 \times V_{DD}$	_	—	V
10	Р	Input leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input only pins	llinl	_	0.025	1.0	μΑ
11	Ρ	High impedance (off-state) leakage current (per pin) V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub> , all input/output	llozl	_	0.025	1.0	μΑ
12	Р	Internal pullup resistors <sup>2</sup> (all port pins)	R <sub>PU</sub>	20	45	65	kΩ
13	Р	Internal pulldown resistors <sup>2</sup> (all port pins)	R <sub>PD</sub>	20	45	65	kΩ
14	С	Output high voltage — Low drive (PTxDSn = 0) 5 V, $I_{Load} = 2 \text{ mA}$ 3 V, $I_{Load} = 1 \text{ mA}$ 1.8 V, $I_{Load} = 0.5 \text{ mA}$	V <sub>OH</sub>	V <sub>DD</sub> – 0.8			V
		Output high voltage — High drive (PTxDSn = 1) 5 V, $I_{Load} = 5 \text{ mA}$ 3 V, $I_{Load} = 3 \text{ mA}$ 1.8 V, $I_{Load} = 2 \text{ mA}$		V <sub>DD</sub> – 0.8	 		
15	С	Maximum total IOH for all port pins	I <sub>OHT</sub>	—	_	40	mA

Table 7. DC Characteristics (Temperature Range = -40 to 85°C Ambient)






Figure 7. Typical V<sub>OH</sub> vs.  $I_{OH}$ V<sub>DD</sub> = 5.5 V (Low Drive)




Figure 8. Typical  $V_{OH}$  vs.  $I_{OH}$  $V_{DD}$  = 3.0 V (High Drive)








Figure 15. Typical V<sub>OL</sub> vs.  $I_{OL}$ V<sub>DD</sub> = 3.0 V (Low Drive)










Figure 21. Typical  $I_{OH}$  vs.  $V_{DD}$ – $V_{OH}$  $V_{DD}$  = 3 V (Low Drive)




Figure 22. Typical I<sub>OH</sub> vs. V<sub>DD</sub>–V<sub>OH</sub> V<sub>DD</sub> = 1.8 V (High Drive)






Figure 25. Typical I<sub>OL</sub> vs. V<sub>OL</sub>  $V_{DD}$  = 5.5 V (Low Drive)




Figure 26. Typical  $I_{OL}$  vs.  $V_{OL}$  $V_{DD}$  = 3 V (High Drive)

MC9RS08KB12 Series MCU Data Sheet, Rev. 5



Ν	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical	Max <sup>1</sup>	Temp. (°C)	Unit
7	С			5	841.13 859.98 873.69	_	-40 25 85	
8	Т	Wait mode supply current <sup>3</sup> measured at (fBus = 2.00 MHz)	WI <sub>DD2</sub>	3	840.21 850.60 846.67		-40 25 85	μA
9	Т			1.80	630.64 635.10 643.67	_	-40 25 85	
10	С	Wait mode supply current <sup>3</sup> measured at (fBus = 1.00 MHz)		5	667.86 683.38 688.02	_	-40 25 85	
11	Т		WI <sub>DD1</sub>	3	666.34 672.79 669.15	_	-40 25 85	μA
12	Т			1.80	505.39 509.28 502.52		-40 25 85	
13	Ρ			5	1.15 1.40 7.67	11	-40 25 85	
14	С	Stop mode supply current	SI <sub>DD</sub>	3	1.05 1.26 4.52		-40 25 85	μA
15	С			1.80	0.39 0.56 4.21	_	-40 25 85	
16	С			5	128.86 140.44 154.97	_	-40 25 85	
17	т	ADC adder from stop <sup>3</sup>	_	3	102.98 111.71 118.33	_	-40 25 85	μA
18	Т			1.80	54.77 66.33 74.42	_	-40 25 85	
19	С			5	14.43 15.96 16.77	_	-40 25 85	
20	Т	ACMP adder from stop (ACME = 1)	—	3	14.37 14.72 14.45	_	40 25 85	μA
21	Т			1.80	13.05 14.02 12.92	_	-40 25 85	

### Table 8. Supply Current Characteristics (continued)



Ν	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical	Max <sup>1</sup>	Temp. (°C)	Unit	
22	С			5	0.10 0.10		-40 25		
22	0			5	0.17		85		
		DTL adder from stop with 1 kHz			0.02		-40		
23	Т	RTI adder from stop with 1 kHz clock source enabled <sup>4</sup>	—	3	0.06	—	25	μA	
		clock source enabled			0.02		85		
					0.40		-40		
24	24 T			1.80	0.45	_	25		
					0.20		85		
					0.70		-40		
25	Т			5	1.08	_	25		
		RTI adder from stop with 32.768KHz external clock source reference enabled				1.94		85	
			—	3	0.56		-40	μA	
26	Т				0.56		25		
					0.62		85		
						0.70		-40	
27	Т			1.80	0.86	—	25		
					0.50		85		
					58.93		-40		
28	С			5	68.27	—	25		
					76.60		85		
		LVI adder from stop			58.89		-40		
29	Т	(LVDE = 1  and  LVDSE = 1)	—	3	61.98	—	25	μA	
		(LVDL = 1 and LVDOL = 1)			63.45		85		
					52.84		-40		
30	Т			1.80	54.52	—	25		
					52.49		85		

Table 8. Supply Current Characteristics (continued)
---

<sup>1</sup> Maximum value is measured at the nominal V<sub>DD</sub> voltage times 10% tolerance. Values given here are preliminary estimates prior to completing characterization.

<sup>2</sup> Not include any DC loads on port pins.

<sup>3</sup> Required asynchronous ADC clock and LVD to be enabled.

<sup>4</sup> Most customers are expected to find that auto-wakeup from stop can be used instead of the higher current wait mode. Wait mode typical is 672.79  $\mu$ A at 3 V and 509.28  $\mu$ A at 1.8 V with f<sub>Bus</sub> = 1 MHz.



Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
9	Ρ	Analog Comparator bandgap reference voltage	$V_{BG}$	1.1	1.208	1.3	V

Table 12. Analog Comparator Electrical Specifications (continued)

<sup>1</sup> These data are characterized but not production tested.

## 3.11 Internal Clock Source Characteristics

### Table 13. Internal Clock Source Specifications

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Average internal reference frequency — untrimmed	f <sub>int_ut</sub>	25	31.25	41.66	kHz
2	Ρ	Average internal reference frequency — trimmed	f <sub>int_t</sub>	31.25	32.768	39.0625	kHz
3	С	DCO output frequency range — untrimmed	f <sub>dco_ut</sub>	12.8	16	21.33	MHz
4	Ρ	DCO output frequency range — trimmed	f <sub>dco_t</sub>	16	16.77	20	MHz
5	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature	$\Delta f_{dco\_res\_t}$	_	_	0.2	%fdco
6	С	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco_t}$	_	_	2	%fdco
7	С	FLL acquisition time <sup>2,3</sup>	t <sub>acquire</sub>	_	—	1	ms
8	С	Stop recovery time (FLL wakeup to previous acquired frequency) IREFSTEN = 0 IREFSTEN = 1	t_wakeup	_	100 86	_	μS

<sup>1</sup> Data in typical column was characterized at 3.0 V and 5.0 V, 25 °C or is typical recommended value.

<sup>2</sup> This parameter is characterized and not tested on each device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBILP) to FLL enabled (FEI, FBI).

## 3.12 ADC Characteristics

Table 14. 10-Bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	V <sub>DDAD</sub>	1.8	_	5.5	V	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	
Analog source resistance	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_		5 10	kΩ	External to MCU
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10		



С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
C	Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>		0.582	1	mA		
С	ADC Asynchronous Clock Source	High Speed (ADLPC = 0) Low Power (ADLPC = 1)	f <sub>ADACK</sub>	2 1.25	3.3	5 3.3	MHz	t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>	
D	Conversion Time (Including	Short Sample (ADLSMP = 0)	t <sub>ADC</sub>		20		ADCK cycles	See reference manual for	
	sample time) Sample Time	Long Sample (ADLSMP = 1) Short Sample (ADLSMP = 0)	t <sub>ADS</sub>	_	40 3.5	_	ADCK	conversion time variances	
D		Long Sample (ADLSMP = 1)			23.5		cycles		
С	Total Unadjusted Error	10-bit mode 8-bit mode	E <sub>TUE</sub>		±1.5 ±0.7	±3.5 ±1.5	LSB <sup>2</sup>	Includes quantization	
Т	Differential Non-Linearity	10-bit mode 8-bit mode	DNL		±0.5 ±0.3	±1.0 ±0.5	LSB <sup>2</sup>		
		Monotonicity and No-Missing-Codes guaranteed							
С	Integral Non-Linearity	10-bit mode	INL		±0.5	±1.0	LSB <sup>2</sup>		
	-	8-bit mode			±0.3	±0.5	1.052		
Ρ	Zero-Scale Error	10-bit mode 8-bit mode	E <sub>ZS</sub>		±1.5 ±0.5	±2.5 ±0.7	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>	
Ρ	Full-Scale Error	10-bit mode	E <sub>FS</sub>		±1	±1.5	LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$	
	Quantization	8-bit mode			±0.5	±0.5	LSB <sup>2</sup>		
D	Quantization Error	10-bit mode 8-bit mode	EQ			±0.5 ±0.5	LOB-		
D	Input Leakage	10-bit mode	E <sub>IL</sub>		±0.2	±2.5	LSB <sup>2</sup>	Pad leakage <sup>2</sup> *	
	Error	8-bit mode		_	±0.1	±1		R <sub>AS</sub>	

### Table 15. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ , $V_{REFL} = V_{SSAD}$ , 2.7 V < $V_{DDAD}$ < 5.5 V)

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Based on input pad leakage current. Refer to pad electricals.



С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Т	Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1	8-bit mode	I <sub>DDAD</sub>	_	88	_	μA	
Т	Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1	8-bit mode	I <sub>DDAD</sub>	_	152	_	μΑ	
Т	Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1	8-bit mode	I <sub>DDAD</sub>		214		μΑ	
Т	Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1	8-bit mode	I <sub>DDAD</sub>	_	390	_	μΑ	
С	ADC Asynchronous Clock Source	High Speed (ADLPC = 0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =
		Low Power (ADLPC = 1)		1.25	2	3.3		1/f <sub>ADACK</sub>
D	Conversion	Short Sample (ADLSMP = 0)	t <sub>ADC</sub>		20		ADCK	See reference
	Time (Including sample time)	Long Sample (ADLSMP = 1)		_	40	_	cycles	manual for conversion
_	Sample Time	Short Sample (ADLSMP = 0)	t <sub>ADS</sub>	_	3.5	_	ADCK	time variances
D		Long Sample (ADLSMP = 1)			23.5		cycles	
С	Total	10-bit mode	E <sub>TUE</sub>		_		LSB <sup>2</sup>	Includes
	Unadjusted Error	8-bit mode		_	±3.5	_		quantization
Т	Differential	10-bit mode	DNL	_	_	_	LSB <sup>2</sup>	
	Non-Linearity	8-bit mode			±1.0			
		Mon	otonicity and	d No-Missi	ng-Codes (	guarantee	d	
С	Integral	10-bit mode	INL			_	LSB <sup>2</sup>	
	Non-Linearity	8-bit mode			±1.5			
С	Zero-Scale	10-bit mode	E <sub>ZS</sub>		_		LSB <sup>2</sup>	$V_{ADIN} = V_{SSA}$
	Error	8-bit mode		_	±1.5	_		
С	Full-Scale Error	10-bit mode	E <sub>FS</sub>		—		LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$
		8-bit mode		_	±1.0			
D	Quantization Error	10-bit mode	EQ	_		_	LSB <sup>2</sup>	
	Error	8-bit mode		—	—	±0.5		



Table 16. 10-Bit ADC Characteristics (V<sub>REFH</sub> = V<sub>DDAD</sub>, V<sub>REFL</sub> = V<sub>SSAD</sub>, 1.8 V < V<sub>DDAD</sub> < 2.7 V)

С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
D	Input Leakage	10-bit mode	E <sub>IL</sub>	—			LSB <sup>2</sup>	Pad leakage <sup>2</sup> *
	Error	8-bit mode		—	±0.1	±1		R <sub>AS</sub>

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 1.8 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Based on input pad leakage current. Refer to pad electricals.

### 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

No.	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Supply voltage for program/erase	V <sub>DD</sub>	2.7	—	5.5	V
2	D	Program/Erase voltage	V <sub>PP</sub>	11.8	12	12.2	V
3	С	VPP current Program Mass erase	I <sub>VPP_prog</sub> I <sub>VPP_erase</sub>	_	_	200 100	μ <b>Α</b> μ <b>Α</b>
4	D	Supply voltage for read operation 0 < f <sub>Bus</sub> < 10 MHz	V <sub>Read</sub>	1.8	_	5.5	V
5	Р	Byte program time	t <sub>prog</sub>	20	—	40	μS
6	Р	Mass erase time	t <sub>me</sub>	500	—	_	ms
7	С	Cumulative program HV time <sup>2</sup>	t <sub>hv</sub>		—	8	ms
8	С	Total cumulative HV time (total of tme & thv applied to device)	t <sub>hv_total</sub>	_	_	2	hours
9	D	HVEN to program setup time	t <sub>pgs</sub>	10	—	_	μS
10	D	PGM/MASS to HVEN setup time	t <sub>nvs</sub>	5	—	_	μS
11	D	HVEN hold time for PGM	t <sub>nvh</sub>	5	—	_	μS
12	D	HVEN hold time for MASS	t <sub>nvh1</sub>	100	—	_	μS
13	D	V <sub>PP</sub> to PGM/MASS setup time	t <sub>vps</sub>	20	—	_	ns
14	D	HVEN to V <sub>PP</sub> hold time	t <sub>vph</sub>	20	—	_	ns
15	D	V <sub>PP</sub> rise time <sup>3</sup>	t <sub>vrs</sub>	200	—	—	ns
16	D	Recovery time	t <sub>rcv</sub>	1	—	—	μS
17	D	Program/erase endurance T∟ to TH = −40 °C to 85 °C	—	1000	_	_	cycles
18	С	Data retention	t <sub>D_ret</sub>	15	—	—	years

Table 17. Flash Characteristics

<sup>1</sup> Typicals are measured at 25 °C.

<sup>2</sup> t<sub>hv</sub> is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.

<sup>3</sup> Fast V<sub>PP</sub> rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the V<sub>PP</sub> power source is recommended. An example V<sub>PP</sub> filter is shown in Figure 35.








Figure 35. Example V<sub>PP</sub> Filtering



<sup>1</sup> Next Data applies if programming multiple bytes in a single row, refer to *MC9RS08KB12 Series Reference Manual.* 

 $^2~V_{DD}$  must be at a valid operating voltage before voltage is applied or removed from the  $V_{PP}$  pin.

Figure 36. Flash Program Timing



 $^1\,V_{\text{DD}}$  must be at a valid operating voltage before voltage is applied or removed from the  $V_{\text{PP}}$  pin.

Figure 37. Flash Mass Erase Timing

MC9RS08KB12 Series MCU Data Sheet, Rev. 5



## 3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.14.1 Radiated Emissions


Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).



**Ordering Information** 

# 4 Ordering Information

This section contains ordering numbers for MC9RS08KB12 series devices. See below for an example of the device numbering system.



# 5 Package Information and Mechanical Drawings

Table 18 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9RS08KB12 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 18, or
- Open a browser to the Freescale<sup>®</sup> website (http://www.freescale.com), and enter the appropriate document number (from Table 18) in the "Enter Keyword" search box at the top of the page.

Device Number	Mer	nory	Package					
Device Number	Flash	RAM	Туре	Designator	Document No.			
			24 QFN	FK	98ASA00087D			
MC9RS08KB12 MC9RS08KB8			20 SOIC WB	WJ	98ASB42343B			
MC9RS08KB4	4 KB	254 bytes 126 bytes	-		-	16 SOIC NB	SG	98ASB42566B
			16 TSSOP	TG	98ASH70247A			
MC9RS08KB2	2 KB 126 bytes	8 SOIC NB	SC	98ASB42564B				
MOST SUCKEZ		120 Dytes	8 DFN	DC	98ARL10557D			

### Table 18. Device Numbering System