

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	RS08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	6
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	126 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-DFN-EP (4x4)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9rs08kb2cdc">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9rs08kb2cdc</a>


Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8			
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D



## MC9RS08KB12

### MC9RS08KB12 Series

**Covers: MC9RS08KB12**  
**MC9RS08KB8**  
**MC9RS08KB4**  
**MC9RS08KB2**



- 8-Bit RS08 Central Processor Unit (CPU)
  - Up to 20 MHz CPU at 1.8 V to 5.5 V across temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
  - Subset of HC08 instruction set with added BGND instruction
  - Single Global interrupt vector
- On-Chip Memory
  - Up to 12 KB flash read/program/erase over full operating voltage and temperature, 12 KB/8 KB/4 KB/2 KB flash are optional
  - Up to 254-byte random-access memory (RAM), 254-byte/126-byte RAM are optional
  - Security circuitry to prevent unauthorized access to flash contents
- Power-Saving Modes
  - Wait mode — CPU shuts down; system clocks continue to run; full voltage regulation
  - Stop mode — CPU shuts down; system clocks are stopped; voltage regulator in standby
  - Wakeup from power-saving modes using RTI, KBI, ADC, ACMP, SCI and LVD
- Clock Source Options
  - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) — Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies up to 10 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal low power oscillator
  - Low-voltage detection with reset or interrupt
  - Illegal opcode detection with reset
  - Illegal address detection with reset
  - Flash-block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- Peripherals
  - **ADC** — 12-channel, 10-bit resolution; 2.5  $\mu\text{s}$  conversion time; automatic compare function; 1.7 mV/ $^{\circ}\text{C}$  temperature sensor; internal bandgap reference channel; operation in stop; hardware trigger
  - **ACMP** — Analog comparator; full rail-to-rail supply operation; option to compare to fixed internal bandgap reference voltage; can operate in stop mode
  - **TPM** — One 2-channel timer/pulse-width modulator module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
  - **IIC** — Inter-integrated circuit bus module capable of operation up to 100 kbps with maximum bus loading; capable of higher baud rates with reduced loading
  - **SCI** — One serial communications interface module with optional 13-bit break; LIN extensions
  - **MTIM** — Two 8-bit modulo timers; optional clock sources
  - **RTI** — One real-time clock with optional clock sources
  - **KBI** — Keyboard interrupts; up to 8 ports
- Input/Output
  - 18 GPIOs in 24- and 20-pin packages; 14 GPIOs in 16-pin package; 6 GPIOs in 8-pin package; including one output-only pin and one input-only pin
  - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package Options
  - MC9RS08KB12/MC9RS08KB8/MC9RS08KB4
    - 24-pin QFN, 20-pin SOIC, 16-pin SOIC NB or TSSOP
  - MC9RS08KB2
    - 8-pin SOIC or DFN

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

**Table 2. Parameter Classifications**

<b>D</b>	Those parameters are derived mainly from simulations.
----------	-------------------------------------------------------

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 3](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this chapter.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance,  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

**Table 3. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 5.8	V
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Digital input voltage	$V_{In}$	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	±25	mA
Storage temperature range	$T_{stg}$	-55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  except the  $\overline{RESET}/V_{PP}$  pin which is internally clamped to  $V_{SS}$  only.

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

## 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of

During the device qualification ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 5. ESD and Latch-Up Test Conditions**

<b>Model</b>	<b>Description</b>	<b>Symbol</b>	<b>Value</b>	<b>Unit</b>
Human body	Series resistance	R1	1500	$\Omega$
	Storage capacitance	C	100	pF
	Number of pulses per pin	—	1	—
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

**Table 6. ESD and Latch-Up Protection Characteristics**

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	$\pm 2000$	—	V
2	Charge device model (CDM)	$V_{CDM}$	$\pm 500$	—	V
3	Latch-up current at $T_A = 85^\circ\text{C}$	$I_{LAT}$	$\pm 100$	—	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 7. DC Characteristics (Temperature Range =  $-40$  to  $85^\circ\text{C}$  Ambient)**

No.	C	Parameter	Symbol	Min	Typical	Max	Unit
1	—	Supply voltage (run, wait and stop modes.) $0 < f_{BUS} < 10$ MHz	$V_{DD}$	1.8	—	5.5	V
2	C	Minimum RAM retention supply voltage applied to $V_{DD}$	$V_{RAM}$	0.8 <sup>1</sup>	—	—	V
3	P	Low-voltage detection threshold ( $V_{DD}$ falling) ( $V_{DD}$ rising)	$V_{LVD}$	1.80 1.88	1.86 1.94	1.95 2.05	V
4	C	Power on RESET (POR) voltage	$V_{POR}^1$	0.9	—	1.7	V
5	C	Input high voltage ( $V_{DD} > 2.3\text{V}$ ) (all digital inputs)	$V_{IH}$	$0.70 \times V_{DD}$	—	—	V
6	C	Input high voltage ( $1.8\text{V} \leq V_{DD} \leq 2.3\text{V}$ ) (all digital inputs)	$V_{IH}$	$0.85 \times V_{DD}$	—	—	V
7	C	Input low voltage ( $V_{DD} > 2.3\text{V}$ ) (all digital inputs)	$V_{IL}$	—	—	$0.30 \times V_{DD}$	V
8	C	Input low voltage ( $1.8\text{V} \leq V_{DD} \leq 2.3\text{V}$ ) (all digital inputs)	$V_{IL}$	—	—	$0.30 \times V_{DD}$	V
9	C	Input hysteresis (all digital inputs)	$V_{hys}^1$	$0.06 \times V_{DD}$	—	—	V
10	P	Input leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input only pins	$I_{InI}$	—	0.025	1.0	$\mu\text{A}$
11	P	High impedance (off-state) leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input/output	$I_{IOZ}$	—	0.025	1.0	$\mu\text{A}$
12	P	Internal pullup resistors <sup>2</sup> (all port pins)	$R_{PU}$	20	45	65	k $\Omega$
13	P	Internal pulldown resistors <sup>2</sup> (all port pins)	$R_{PD}$	20	45	65	k $\Omega$
14	C	Output high voltage — Low drive (PTxDSn = 0) 5 V, $I_{Load} = 2$ mA 3 V, $I_{Load} = 1$ mA 1.8 V, $I_{Load} = 0.5$ mA	$V_{OH}$	$V_{DD} - 0.8$	—	—	V
		Output high voltage — High drive (PTxDSn = 1) 5 V, $I_{Load} = 5$ mA 3 V, $I_{Load} = 3$ mA 1.8 V, $I_{Load} = 2$ mA			$V_{DD} - 0.8$	—	
15	C	Maximum total IOH for all port pins	$I_{OHT}$	—	—	40	mA




Figure 7. Typical  $V_{OH}$  vs.  $I_{OH}$   
 $V_{DD} = 5.5V$  (Low Drive)




Figure 8. Typical  $V_{OH}$  vs.  $I_{OH}$   
 $V_{DD} = 3.0V$  (High Drive)




Figure 9. Typical  $V_{OH}$  vs.  $I_{OH}$   
 $V_{DD} = 3.0\text{ V}$  (Low Drive)




Figure 10. Typical  $V_{OH}$  vs.  $I_{OH}$   
 $V_{DD} = 1.8\text{ V}$  (High Drive)






Figure 11. Typical V<sub>OH</sub> vs. I<sub>OH</sub>  
V<sub>DD</sub> = 1.8 V (Low Drive)




Figure 12. Typical V<sub>OL</sub> vs. I<sub>OL</sub>  
V<sub>DD</sub> = 5.5 V (High Drive)




Figure 13. Typical  $V_{OL}$  vs.  $I_{OL}$   
 $V_{DD} = 5.5 \text{ V}$  (Low Drive)




Figure 14. Typical  $V_{OL}$  vs.  $I_{OL}$   
 $V_{DD} = 3.0 \text{ V}$  (High Drive)




Figure 19. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$   
 $V_{DD} = 5.5$  V (Low Drive)




Figure 20. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$   
 $V_{DD} = 3$  V (High Drive)




Figure 25. Typical  $I_{OL}$  vs.  $V_{OL}$   
 $V_{DD} = 5.5$  V (Low Drive)




Figure 26. Typical  $I_{OL}$  vs.  $V_{OL}$   
 $V_{DD} = 3$  V (High Drive)




Figure 27. Typical  $I_{OL}$  vs.  $V_{OL}$   
 $V_{DD} = 3\text{ V}$  (Low Drive)




Figure 28. Typical  $I_{OL}$  vs.  $V_{OL}$   
 $V_{DD} = 1.8\text{ V}$  (High Drive)

Table 8. Supply Current Characteristics (continued)

N	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typical	Max <sup>1</sup>	Temp. (°C)	Unit
7	C	Wait mode supply current <sup>3</sup> measured at (f <sub>Bus</sub> = 2.00 MHz)	W <sub>I</sub> DD2	5	841.13 859.98 873.69	—	–40 25 85	μA
8	T			3	840.21 850.60 846.67	—	–40 25 85	
9	T			1.80	630.64 635.10 643.67	—	–40 25 85	
10	C	Wait mode supply current <sup>3</sup> measured at (f <sub>Bus</sub> = 1.00 MHz)	W <sub>I</sub> DD1	5	667.86 683.38 688.02	—	–40 25 85	μA
11	T			3	666.34 672.79 669.15	—	–40 25 85	
12	T			1.80	505.39 509.28 502.52	—	–40 25 85	
13	P	Stop mode supply current	S <sub>I</sub> DD	5	1.15 1.40 7.67	11	–40 25 85	μA
14	C			3	1.05 1.26 4.52	—	–40 25 85	
15	C			1.80	0.39 0.56 4.21	—	–40 25 85	
16	C	ADC adder from stop <sup>3</sup>	—	5	128.86 140.44 154.97	—	–40 25 85	μA
17	T			3	102.98 111.71 118.33	—	–40 25 85	
18	T			1.80	54.77 66.33 74.42	—	–40 25 85	
19	C	ACMP adder from stop (ACME = 1)	—	5	14.43 15.96 16.77	—	–40 25 85	μA
20	T			3	14.37 14.72 14.45	—	–40 25 85	
21	T			1.80	13.05 14.02 12.92	—	–40 25 85	

### 3.9.1 Control Timing



**Table 10. Control Timing**

Num	C	Parameter	Symbol	Min	Typical	Max	Unit
1	D	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )	$f_{Bus}$	0	—	10	MHz
2	D	Real time interrupt internal oscillator period	$t_{RTI}$	700	1000	1300	$\mu$ s
3	D	External $\overline{RESET}$ pulse width <sup>1</sup>	$t_{extrst}$	150	—	—	ns
4	D	KBI pulse width <sup>2</sup>	$t_{KBIPW}$	$1.5 t_{cyc}$	—	—	ns
5	D	KBI pulse width in stop <sup>1</sup>	$t_{KBIPWS}$	100	—	—	ns
6	D	Port rise and fall time (load = 50 pF) <sup>3</sup>	$t_{Rise}, t_{Fall}$	—	11	—	ns
		Slew rate control disabled (PTxSE = 0)			35	—	
		Slew rate control enabled (PTxSE = 1)					

<sup>1</sup> This is the shortest pulse guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

<sup>2</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>3</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range  $-40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$ .



**Figure 30. Reset Timing**

**Figure 31. KBI Pulse Width**

### 3.9.2 TPM/MTIM Module Timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 11. TPM Input Timing**

Num	C	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	$f_{TPMext}$	DC	$f_{Bus}/4$	MHz
2	D	External clock period	$t_{TPMext}$	4	—	$t_{cyc}$
3	D	External clock high time	$t_{clkh}$	1.5	—	$t_{cyc}$
4	D	External clock low time	$t_{clkl}$	1.5	—	$t_{cyc}$
5	D	Input capture pulse width	$t_{ICPW}$	1.5	—	$t_{cyc}$



**Figure 32. Timer External Clock**



**Figure 33. Timer Input Capture Pulse**

### 3.10 Analog Comparator (ACMP) Electrical

**Table 12. Analog Comparator Electrical Specifications**


Num	C	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	$V_{DD}$	1.80	—	5.5	V
2	P	Supply current (active)	$I_{DDAC}$	—	20	35	$\mu A$
3	D	Analog input voltage <sup>1</sup>	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{DD}$	V
4	C	Analog input offset voltage <sup>1</sup>	$V_{AIO}$	—	20	40	mV
5	C	Analog Comparator hysteresis <sup>1</sup>	$V_H$	3.0	9.0	15.0	mV
6	C	Analog source impedance <sup>1</sup>	$R_{AS}$	—	—	10	$k\Omega$
7	P	Analog input leakage current	$I_{ALKG}$	—	—	1.0	$\mu A$
8	C	Analog Comparator initialization delay	$t_{AINIT}$	—	—	1.0	$\mu s$



**Table 14. 10-Bit ADC Operating Conditions (continued)**

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
ADC conversion clock Freq.	High speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	
	Low power (ADLPC=1)		0.4	—	4.0		

<sup>1</sup> Typical values assume  $V_{DDAD} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.



**Figure 34. ADC Input Impedance Equivalency Diagram**

**Table 15. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ,  $2.7$  V <  $V_{DDAD}$  <  $5.5$  V)**

C	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
T	Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1		$I_{DDAD}$	—	133	—	$\mu$ A	
T	Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1		$I_{DDAD}$	—	218	—	$\mu$ A	
T	Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1		$I_{DDAD}$	—	327	—	$\mu$ A	

**Table 16. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ,  $1.8\text{ V} < V_{DDAD} < 2.7\text{ V}$ )**

C	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
T	Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1	8-bit mode	$I_{DDAD}$	—	88	—	$\mu\text{A}$	
T	Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1	8-bit mode	$I_{DDAD}$	—	152	—	$\mu\text{A}$	
T	Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1	8-bit mode	$I_{DDAD}$	—	214	—	$\mu\text{A}$	
T	Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1	8-bit mode	$I_{DDAD}$	—	390	—	$\mu\text{A}$	
C	ADC Asynchronous Clock Source	High Speed (ADLPC = 0)	$f_{ADACK}$	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
		Low Power (ADLPC = 1)		1.25	2	3.3		
D	Conversion Time (Including sample time)	Short Sample (ADLSMP = 0)	$t_{ADC}$	—	20	—	ADCK cycles	See reference manual for conversion time variances
		Long Sample (ADLSMP = 1)		—	40	—		
D	Sample Time	Short Sample (ADLSMP = 0)	$t_{ADS}$	—	3.5	—	ADCK cycles	
		Long Sample (ADLSMP = 1)		—	23.5	—		
C	Total Unadjusted Error	10-bit mode	$E_{TUE}$	—	—	—	LSB <sup>2</sup>	Includes quantization
		8-bit mode		—	$\pm 3.5$	—		
T	Differential Non-Linearity	10-bit mode	DNL	—	—	—	LSB <sup>2</sup>	
		8-bit mode		—	$\pm 1.0$	—		
Monotonicity and No-Missing-Codes guaranteed								
C	Integral Non-Linearity	10-bit mode	INL	—	—	—	LSB <sup>2</sup>	
		8-bit mode		—	$\pm 1.5$	—		
C	Zero-Scale Error	10-bit mode	$E_{ZS}$	—	—	—	LSB <sup>2</sup>	$V_{ADIN} = V_{SSA}$
		8-bit mode		—	$\pm 1.5$	—		
C	Full-Scale Error	10-bit mode	$E_{FS}$	—	—	—	LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$
		8-bit mode		—	$\pm 1.0$	—		
D	Quantization Error	10-bit mode	$E_Q$	—	—	—	LSB <sup>2</sup>	
		8-bit mode		—	—	$\pm 0.5$		

**Table 16. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ,  $1.8\text{ V} < V_{DDAD} < 2.7\text{ V}$ )**

C	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
D	Input Leakage Error	10-bit mode	$E_{IL}$	—	—	—	LSB <sup>2</sup>	Pad leakage <sup>2*</sup> $R_{AS}$
		8-bit mode		—	±0.1	±1		

<sup>1</sup> Typical values assume  $V_{DDAD} = 1.8\text{ V}$ ,  $\text{Temp} = 25\text{ }^\circ\text{C}$ ,  $f_{ADCK} = 1.0\text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Based on input pad leakage current. Refer to pad electricals.

### 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

**Table 17. Flash Characteristics**

No.	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Supply voltage for program/erase	$V_{DD}$	2.7	—	5.5	V
2	D	Program/Erase voltage	$V_{PP}$	11.8	12	12.2	V
3	C	VPP current	$I_{VPP\_prog}$ $I_{VPP\_erase}$	—	—	200	$\mu\text{A}$
		Program Mass erase		—	—	100	$\mu\text{A}$
4	D	Supply voltage for read operation $0 < f_{Bus} < 10\text{ MHz}$	$V_{Read}$	1.8	—	5.5	V
5	P	Byte program time	$t_{prog}$	20	—	40	$\mu\text{s}$
6	P	Mass erase time	$t_{me}$	500	—	—	ms
7	C	Cumulative program HV time <sup>2</sup>	$t_{hv}$	—	—	8	ms
8	C	Total cumulative HV time (total of $t_{me}$ & $t_{hv}$ applied to device)	$t_{hv\_total}$	—	—	2	hours
9	D	HVEN to program setup time	$t_{pgs}$	10	—	—	$\mu\text{s}$
10	D	PGM/MASS to HVEN setup time	$t_{nvs}$	5	—	—	$\mu\text{s}$
11	D	HVEN hold time for PGM	$t_{nvh}$	5	—	—	$\mu\text{s}$
12	D	HVEN hold time for MASS	$t_{nvh1}$	100	—	—	$\mu\text{s}$
13	D	$V_{PP}$ to PGM/MASS setup time	$t_{vps}$	20	—	—	ns
14	D	HVEN to $V_{PP}$ hold time	$t_{vph}$	20	—	—	ns
15	D	$V_{PP}$ rise time <sup>3</sup>	$t_{vrs}$	200	—	—	ns
16	D	Recovery time	$t_{rcv}$	1	—	—	$\mu\text{s}$
17	D	Program/erase endurance $T_L$ to $T_H = -40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	—	1000	—	—	cycles
18	C	Data retention	$t_{D\_ret}$	15	—	—	years

<sup>1</sup> Typicals are measured at  $25\text{ }^\circ\text{C}$ .

<sup>2</sup>  $t_{hv}$  is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.

<sup>3</sup> Fast  $V_{PP}$  rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the  $V_{PP}$  power source is recommended. An example  $V_{PP}$  filter is shown in [Figure 35](#).






Figure 35. Example V<sub>PP</sub> Filtering



- <sup>1</sup> Next Data applies if programming multiple bytes in a single row, refer to *MC9RS08KB12 Series Reference Manual*.
- <sup>2</sup> V<sub>DD</sub> must be at a valid operating voltage before voltage is applied or removed from the V<sub>PP</sub> pin.

Figure 36. Flash Program Timing




- <sup>1</sup> V<sub>DD</sub> must be at a valid operating voltage before voltage is applied or removed from the V<sub>PP</sub> pin.

Figure 37. Flash Mass Erase Timing

## 4 Ordering Information

This section contains ordering numbers for MC9RS08KB12 series devices. See below for an example of the device numbering system.



## 5 Package Information and Mechanical Drawings

Table 18 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9RS08KB12 Series Product Summary pages at <http://www.freescale.com>.

To view the latest drawing, either:

- Click on the appropriate link in Table 18, or
- Open a browser to the Freescale® website (<http://www.freescale.com>), and enter the appropriate document number (from Table 18) in the “Enter Keyword” search box at the top of the page.

**Table 18. Device Numbering System**

Device Number	Memory		Package		
	Flash	RAM	Type	Designator	Document No.
<b>MC9RS08KB12</b> <b>MC9RS08KB8</b> <b>MC9RS08KB4</b>	12 KB	254 bytes	24 QFN	FK	<a href="#">98ASA00087D</a>
	8 KB	254 bytes	20 SOIC WB	WJ	<a href="#">98ASB42343B</a>
	4 KB	126 bytes	16 SOIC NB	SG	<a href="#">98ASB42566B</a>
			16 TSSOP	TG	<a href="#">98ASH70247A</a>
<b>MC9RS08KB2</b>	2 KB	126 bytes	8 SOIC NB	SC	<a href="#">98ASB42564B</a>
			8 DFN	DC	<a href="#">98ARL10557D</a>