

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RS08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	126 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN-EP (4x4)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9rs08kb4cfk

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






Figure 2. MC9RS08KB12 Series 24-Pin QFN Package




Figure 3. MC9RS08KB12 Series 20-Pin SOIC Package

MC9RS08KB12 Series MCU Data Sheet, Rev. 5






Figure 4. MC9RS08KB12 Series 16-Pin SOIC NB/TSSOP Package




Figure 5. MC9RS08KB12 Series 8-Pin SOIC/DFN Package

3 Electrical Characteristics

3.1 Introduction

This chapter contains electrical and timing specifications for the MC9RS08KB12 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.

MC9RS08KB12 Series MCU Data Sheet, Rev. 5



unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 4. Thermal Characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H -40 to 85	°C
Maximum junction temperature	T _{JMAX}	150	°C
Thermal resistance 24-pin QFN	θ_{JA}	113	°C/W
Thermal resistance 20-pin SOIC	θ_{JA}	83	°C/W
Thermal resistance 16-pin SOIC NB	θ_{JA}	103	°C/W
Thermal resistance 16-pin TSSOP	θ_{JA}	29	°C/W
Thermal resistance 8-pin SOIC	θ_{JA}	150	°C/W
Thermal resistance 8-pin DFN	θ_{JA}	110	°C/W

The average chip-junction temperature (TJ) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C /W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between PD and TJ (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (PD)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

MC9RS08KB12 Series MCU Data Sheet, Rev. 5



During the device qualification ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 5. ESD and Latch-Up Test Conditions

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body	Storage capacitance	С	100	pF
	Number of pulses per pin	_	1	
Latch-up	Minimum input voltage limit	_	-2.5	V
Laich-up	Maximum input voltage limit	_	7.5	V



Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Charge device model (CDM)	V _{CDM}	±500	_	V
3	Latch-up current at T _A = 85 °C	I _{LAT}	±100	_	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 7. DC Characteristics (Temperature Range = −40 to 85°C Ambient)

No.	С	Parameter	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage (run, wait and stop modes.) 0 < f _{Bus} <10 MHz	V _{DD}	1.8	_	5.5	V
2	С	Minimum RAM retention supply voltage applied to V_{DD}	V _{RAM}	0.8 ¹	_	_	V
3	Р	Low-voltage detection threshold $ (V_{DD} \text{ falling}) $ $ (V_{DD} \text{ rising}) $	V _{LVD}	1.80 1.88	1.86 1.94	1.95 2.05	V
4	С	Power on RESET (POR) voltage	V _{POR} ¹	0.9	_	1.7	V
5	С	Input high voltage (V _{DD} > 2.3V) (all digital inputs)	V _{IH}	$0.70 \times V_{DD}$	_	_	V
6	С	Input high voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IH}	$0.85 \times V_{DD}$	_	_	V
7	С	Input low voltage (V _{DD} > 2.3 V) (all digital inputs)	V _{IL}	_	_	$0.30 \times V_{DD}$	V
8	С	Input low voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IL}	_	_	$0.30 \times V_{DD}$	V
9	С	Input hysteresis (all digital inputs)	V _{hys} ¹	$0.06 \times V_{DD}$	_	_	V
10	Р	Input leakage current (per pin) V _{In} = V _{DD} or V _{SS} , all input only pins	IIn	_	0.025	1.0	μА
11	Р	High impedance (off-state) leakage current (per pin) $V_{ln} = V_{DD}$ or V_{SS} , all input/output	llozl	_	0.025	1.0	μА
12	Р	Internal pullup resistors ² (all port pins)	R _{PU}	20	45	65	kΩ
13	Р	Internal pulldown resistors ² (all port pins)	R _{PD}	20	45	65	kΩ
14	С	Output high voltage — Low drive (PTxDSn = 0) 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 1 mA 1.8 V, I _{Load} = 0.5 mA	V	V _{DD} – 0.8			V
14		Output high voltage — High drive (PTxDSn = 1) 5 V, I _{Load} = 5 mA 3 V, I _{Load} = 3 mA 1.8 V, I _{Load} = 2 mA	V _{OH}	V _{DD} – 0.8	_ _ 	_ _ _	v
15	С	Maximum total IOH for all port pins	I _{OHT}	_	_	40	mA

MC9RS08KB12 Series MCU Data Sheet, Rev. 5






Figure 9. Typical V_{OH} vs. I_{OH} $V_{DD} = 3.0 \text{ V (Low Drive)}$




Figure 10. Typical V_{OH} vs. I_{OH} V_{DD} = 1.8 V (High Drive)






Figure 17. Typical V_{OL} vs. I_{OL} $V_{DD} = 1.8 \text{ V (Low Drive)}$




Figure 18. Typical I_{OH} vs. $V_{DD}-V_{OH}$ V_{DD} = 5.5 V (High Drive)






Figure 19. Typical I_{OH} vs. $V_{DD}-V_{OH}$ $V_{DD}=5.5$ V (Low Drive)




Figure 20. Typical I_{OH} vs. $V_{DD}-V_{OH}$ V_{DD} = 3 V (High Drive)






Figure 21. Typical I_{OH} vs. $V_{DD}-V_{OH}$ V_{DD} = 3 V (Low Drive)




Figure 22. Typical I_{OH} vs. $V_{DD}-V_{OH}$ V_{DD} = 1.8 V (High Drive)






Figure 23. Typical I_{OH} vs. V_{DD} – V_{OH} V_{DD} = 1.8 V (Low Drive)




Figure 24. Typical I_{OL} vs. V_{OL} V_{DD} = 5.5 V (High Drive)






Figure 25. Typical I_{OL} vs. V_{OL} V_{DD} = 5.5 V (Low Drive)




Figure 26. Typical I_{OL} vs. V_{OL} V_{DD} = 3 V (High Drive)



Table 8. Supply Current Characteristics (continued)


N	С	Parameter	Symbol	V _{DD} (V)	Typical	Max ¹	Temp. (°C)	Unit
7	С			5	841.13 859.98 873.69	_	-40 25 85	
8	Т	Wait mode supply current ³ measured at (fBus = 2.00 MHz)	WI _{DD2}	3	840.21 850.60 846.67	_	-40 25 85	μΑ
9	Т			1.80	630.64 635.10 643.67	_	-40 25 85	
10	С			5	667.86 683.38 688.02	_	-40 25 85	
11	Т	Wait mode supply current ³ measured at (fBus = 1.00 MHz)	WI _{DD1}	3	666.34 672.79 669.15	_	-40 25 85	μΑ
12	Т			1.80	505.39 509.28 502.52	_	-40 25 85	
13	Р			5	1.15 1.40 7.67	11	-40 25 85	
14	С	Stop mode supply current	SI _{DD}	3	1.05 1.26 4.52	_	-40 25 85	μΑ
15	С			1.80	0.39 0.56 4.21	_	-40 25 85	
16	С			5	128.86 140.44 154.97	_	-40 25 85	
17	Т	ADC adder from stop ³	_	3	102.98 111.71 118.33	_	-40 25 85	μΑ
18	Т			1.80	54.77 66.33 74.42	_	-40 25 85	
19	С			5	14.43 15.96 16.77	_	-40 25 85	
20	Т	ACMP adder from stop (ACME = 1)	_	3	14.37 14.72 14.45	_	-40 25 85	μА
21	Т			1.80	13.05 14.02 12.92	_	-40 25 85	

3.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications (Temperature Range = −40 to 85°C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1, HGO = 1) FBELP mode High range (RANGE = 1, HGO = 0) FBELP mode	f _{lo} f _{hi} f _{hi-hgo} f _{hi-lp}	32 1 1 1	_ _ _ _	38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors	C _{1,} C ₂	ı	crystal or re manufactur commenda	er's	or
3	D	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R _F	_	10 1	_	ΜΩ
4	D	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S	_ _ _ _	0 100 0 0	 0 10 20	kΩ
5	С	Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁴ High range, high gain (RANGE = 1, HGO = 1) ⁴	t CSTL-LP t CSTL-HGO t CSTH-LP t CSTH-HGO	_ _ _ _	200 400 5 20	_ _ _	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² FBELP mode	f _{extal}	0.03125 0	_	5 40	MHz

¹ Typical data was characterized at 5.0 V, 25 °C or is recommended value.



3.9 AC Characteristics

This section describes AC timing characteristics for each peripheral system.

MC9RS08KB12 Series MCU Data Sheet, Rev. 5

² The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁴ 4 MHz crystal.



3.9.1 Control Timing

Table 10. Control Timing

Num	С	Parameter	Symbol	Min	Typical	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	0	_	10	MHz
2	D	Real time interrupt internal oscillator period	t _{RTI}	700	1000	1300	μS
3	D	External RESET pulse width ¹	t _{extrst}	150	_	_	ns
4	D	KBI pulse width ²	t _{KBIPW}	1.5 t _{cyc}	_	_	ns
5	D	KBI pulse width in stop ¹	t _{KBIPWS}	100	_	_	ns
6	D	Port rise and fall time (load = 50 pF) ³ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	_	11 35		ns

¹ This is the shortest pulse guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

 $^{^3}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 $^{\circ}C$ to 85 $^{\circ}C$.




Figure 30. Reset Timing




Figure 31. KBI Pulse Width

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.



3.9.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	D	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 11. TPM Input Timing




Figure 32. Timer External Clock




Figure 33. Timer Input Capture Pulse

3.10 Analog Comparator (ACMP) Electrical

Table 12. Analog Comparator Electrical Specifications

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	V_{DD}	1.80		5.5	V
2	Р	Supply current (active)	I _{DDAC}	_	20	35	μΑ
3	D	Analog input voltage ¹	V _{AIN}	V _{SS} – 0.3	_	V_{DD}	V
4	С	Analog input offset voltage ¹	V_{AIO}	_	20	40	mV
5	С	Analog Comparator hysteresis ¹	V_{H}	3.0	9.0	15.0	mV
6	С	Analog source impedance ¹	R _{AS}	_	_	10	kΩ
7	Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μΑ
8	С	Analog Comparator initialization delay	t _{AINIT}	1	_	1.0	μS

MC9RS08KB12 Series MCU Data Sheet, Rev. 5



Table 15. 10-Bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$, 2.7 V < V_{DDAD} < 5.5 V)

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
С	Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDAD}	_	0.582	1	mA	
С	ADC	High Speed (ADLPC = 0)	f _{ADACK}	2	3.3	5	MHz	t _{ADACK} =
	Asynchronous Clock Source	Low Power (ADLPC = 1)		1.25	2	3.3		1/f _{ADACK}
D	Conversion	Short Sample (ADLSMP = 0)	t _{ADC}	_	20	_	ADCK	See reference
	Time (Including sample time)	Long Sample (ADLSMP = 1)		_	40	_	cycles	manual for conversion
	Sample Time	Short Sample (ADLSMP = 0)	t _{ADS}	_	3.5	_	ADCK	time variances
D		Long Sample (ADLSMP = 1)		_	23.5	_	cycles	
С	Total	10-bit mode	E _{TUE}	_	±1.5	±3.5	LSB ²	Includes
	Unadjusted Error	8-bit mode		_	±0.7	±1.5		quantization
Т	Differential	10-bit mode	DNL	_	±0.5	±1.0	LSB ²	
	Non-Linearity	8-bit mode		_	±0.3	±0.5		
		Mon	otonicity and	d No-Missi	ng-Codes (guarantee	d	
С	Integral	10-bit mode	INL	_	±0.5	±1.0	LSB ²	
	Non-Linearity	8-bit mode		_	±0.3	±0.5		
Р	Zero-Scale	10-bit mode	E _{ZS}	_	±1.5	±2.5	LSB ²	V _{ADIN} = V _{SSA}
	Error	8-bit mode		_	±0.5	±0.7		
Р	Full-Scale Error	10-bit mode	E _{FS}	_	±1	±1.5	LSB ²	$V_{ADIN} = V_{DDA}$
		8-bit mode		_	±0.5	±0.5		
D	Quantization	10-bit mode	EQ	_	_	±0.5	LSB ²	
	Error	8-bit mode		_	_	±0.5		
D	Input Leakage	10-bit mode	E _{IL}	_	±0.2	±2.5	LSB ²	Pad leakage ² *
	Error	8-bit mode		_	±0.1	±1		R _{AS}

Typical values assume V_{DDAD} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² Based on input pad leakage current. Refer to pad electricals.



Table 16. 10-Bit ADC Characteristics (V_{REFH} = V_{DDAD}, V_{REFL} = V_{SSAD}, 1.8 V < V_{DDAD} < 2.7 V)

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
D	Input Leakage	10-bit mode	E _{IL}	_	_	_	LSB ²	Pad leakage ² *
	Error	8-bit mode		_	±0.1	±1		R _{AS}

Typical values assume $V_{DDAD} = 1.8 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

Table 17. Flash Characteristics

No.	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	D	Supply voltage for program/erase	V _{DD}	2.7	_	5.5	V
2	D	Program/Erase voltage	V _{PP}	11.8	12	12.2	V
3	С	VPP current Program Mass erase	I _{VPP_prog} I _{VPP_erase}	_		200 100	μ Α μ Α
4	D	Supply voltage for read operation 0 < fBus < 10 MHz	V _{Read}	1.8	_	5.5	V
5	Р	Byte program time	t _{prog}	20	_	40	μS
6	Р	Mass erase time	t _{me}	500		_	ms
7	С	Cumulative program HV time ²	t _{hv}	_	_	8	ms
8	С	Total cumulative HV time (total of tme & thy applied to device)	t _{hv_total}	_	_	2	hours
9	D	HVEN to program setup time	t _{pgs}	10	_	_	μS
10	D	PGM/MASS to HVEN setup time	t _{nvs}	5	_	_	μS
11	D	HVEN hold time for PGM	t _{nvh}	5	_	_	μS
12	D	HVEN hold time for MASS	t _{nvh1}	100	_	_	μS
13	D	V _{PP} to PGM/MASS setup time	t _{vps}	20	_	_	ns
14	D	HVEN to V _{PP} hold time	t _{vph}	20	_	_	ns
15	D	V _{PP} rise time ³	t _{vrs}	200	_	_	ns
16	D	Recovery time	t _{rcv}	1	_	_	μS
17	D	Program/erase endurance TL to TH = -40 °C to 85 °C	_	1000	_	_	cycles
18	С	Data retention	t _{D_ret}	15	_	_	years

Typicals are measured at 25 °C.

² Based on input pad leakage current. Refer to pad electricals.

t_{hv} is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.

³ Fast V_{PP} rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the V_{PP} power source is recommended. An example V_{PP} filter is shown in Figure 35.







Figure 35. Example V_{PP} Filtering



- Next Data applies if programming multiple bytes in a single row, refer to MC9RS08KB12 Series Reference Manual.
- 2 V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.




Figure 36. Flash Program Timing

Figure 37. Flash Mass Erase Timing

 $^{^{1}}$ $\rm V_{DD}$ must be at a valid operating voltage before voltage is applied or removed from the $\rm V_{PP}$ pin.



3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

3.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9RS08KB12

Rev. 5 1/2012

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale $^{\text{TM}}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2012. All rights reserved.

