

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 4V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89ls51-16ju

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. Block Diagram





4.6 Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89LS51, as shown in the following table.

Port Pin	Alternate Functions	
P3.0	RXD (serial input port)	
P3.1	TXD (serial output port)	
P3.2	INTO (external interrupt 0)	
P3.3	INT1 (external interrupt 1)	
P3.4	T0 (timer 0 external input)	
P3.5	T1 (timer 1 external input)	
P3.6	WR (external data memory write strobe)	
P3.7	RD (external data memory read strobe)	

4.7 RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

4.8 ALE/PROG

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

4.9 PSEN

Program Store Enable (PSEN) is the read strobe to external program memory.

When the AT89LS51 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.





4.10 EA/VPP

External Access Enable. \overline{EA} must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, \overline{EA} will be internally latched on reset.

 $\overline{\text{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

4.11 XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

4.12 XTAL2

Output from the inverting oscillator amplifier

5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000								0D7H
0C8H									0CFH
0C0H									0C7H
0B8H	IP XX000000								0BFH
0B0H	P3 11111111								0B7H
0A8H	IE 0X000000								0AFH
0A0H	P2 11111111		AUXR1 XXXXXXX0				WDTRST XXXXXXXX		0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111								97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	87H

Table 5-1. AT89LS51 SFR Map and Reset Values

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.





AUXR	Address = 8EH Reset Value = XXX00XX0B							
Not Bit Addressable								
	-	_	_	WDIDLE	DISRTO	_	_	DISALE
Bit	7	6	5	4	3	2	1	0
								·
-	Reserved for future expansion							
DISALE	Disabl	e/Enabl	e ALE					
	DISAL	.E						
	Opera	ting Mo	de					
	0	ALE	is emitte	ed at a const	ant rate of 1/	6 the oscil	lator frequ	iency
	1	ALE	is active	e only during	a MOVX or N	/IOVC inst	ruction	
DISRTO	Disabl	e/Enabl	e Reset	out				
	DISRT	0						
	0	Rese	et pin is	driven High a	after WDT tim	nes out		
	1	Rese	et pin is	input only				
WDIDLE	Disabl	e/Enabl	e WDT i	n IDLE mode	9			
WDIDLE								
0	WDT continues to count in IDLE mode							
1	WDT halts counting in IDLE mode							

Table 5-2. AUXR: Auxiliary Register

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should **always** initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

8

AUXR1 Addre	ess = A2H							
Not B Addressat							Reset	Value = XXXXXXXX
	_	-	-	-	_	-	_	DPS
Bit	7	6	5	4	3	2	1	0
– DPS	Reserved for future expansion							
DFO	Data Pol	Data Pointer Register Select DPS						
	0	0 Selects DPTR Registers DP0L, DP0H						
	1							

 Table 5-3.
 AUXR1: Auxiliary Register 1

6. Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

6.1 Program Memory

If the EA pin is connected to GND, all program fetches are directed to external memory.

On the AT89LS51, if \overline{EA} is connected to V_{CC}, program fetches to addresses 0000H through FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

6.2 Data Memory

The AT89LS51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.

7. Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.



10. Interrupts

The AT89LS51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 10-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 10-1 shows that bit positions IE.5 and IE.6 are unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.


The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.

(MSB)					(LSB)				
EA –	- – ES		ES		ET1	EX1	ET0	EX0	
Enable Bit = 1 enab	les the ir	nterrupt.							
Enable Bit = 0 disal	oles the i	nterrupt.							
Symbol	Posit	ion	F	unct	ion				
EA	IE.7 Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clea enable bit.					ource is	ts		
-	IE.6			Reserved					
-	IE.5		R	Reserved					
ES	IE.4 Serial Port interrupt enable bit								
ET1	1 IE.3			imer	1 interrupt e	enable bit			
EX1	IE.2		External interrupt 1 enable bit						
ET0	IE.1		Т	Timer 0 interrupt enable bit					
EX0	IE.0		E	Extern	al interrupt	0 enable bit			
User software should never write 1s to reserved bits, because they may be used in future AT89 products.						ts.			






Figure 10-1. Interrupt Sources



11. Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11-1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 11-2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clock-ing circuitry is hrough a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Figure 11-1. Oscillator Connections



Note: C1, C2 = 30 pF \pm 10 pF for Crystals = 40 pF \pm 10 pF for Ceramic Resonators

<u>Á**I**MEL</u>

14. Program Memory Lock Bits

The AT89LS51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in Table 14-1.

	Program Lock Bits							
	LB1	LB2	LB3	Protection Type				
1	U	U	U	No program lock features				
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further programming of the Flash memory is disabled				
3	Р	Р	U	Same as mode 2, but verify is also disabled				
4	Р	Р	Р	Same as mode 3, but external execution is also disabled				

Table 14-1.Lock Bit Protection Modes

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

15. Programming the Flash – Parallel Mode

The AT89LS51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89LS51 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89LS51, the address, data, and control signals should be set up according to the Flash programming mode table (Table 17-1) and Figure 17-1 and Figure 17-2. To program the AT89LS51, take the following steps:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise \overline{EA}/V_{PP} to 12V.
- 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The bytewrite cycle is self-timed and typically takes no more than 50 μs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89LS51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. **The status of the individual lock bits can be verified directly by reading them back.**

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel (100H) = 61H indicates 89LS51 (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

16. Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{cc} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 16 MHz oscillator clock, the maximum SCK frequency is 1 MHz.

16.1 Serial Programming Algorithm

To program and verify the AT89LS51 in the serial programming mode, the following sequence is recommended:


- 1. Power-up sequence:
 - a. Apply power between VCC and GND pins.
 - b. Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 16 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- 2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 1 ms at 2.7V.
- 4. Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.



Figure 18-2. Flash Memory Serial Downloading



19. Flash Programming and Verification Waveforms – Serial Mode




Figure 19-1. Serial Programming Waveforms



	(F

		Instrue			
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Programming Enable	1010 1100	0101 0011	XXXX XXXX	xxxx xxxx 0110 1001 (Output on MISO)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	A8001 A8000 A8000 A8000 A8000 A8000 A8000 A8000 A8000 A8000 A8000 A8000 A8000	AAAA AAAAAAAA AAAAAAAAA	0000 0000	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	A11 A11 A11 A11 A8008 A8	AAAA AAAA 44567	0000 0000	Write data to Program memory in the byte mode
Write Lock Bits ⁽¹⁾	1010 1100	1110 00 品品	xxxx xxxx	XXXX XXXX	Write Lock bits (see Note 1)
Read Lock Bits	0010 0100	XXXX XXXX	xxxx xxxx	xx ^{EB2}	Read back current status of the lock bits (a programmed lock bit reads back as a "1")
Read Signature Bytes	0010 1000	A8901 A8901 A8901	⊱xxx xxx0	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	A11 A11 890 80 80 80 80 80 80 80 80 80 80 80 80 80	Byte 0	Byte 1 Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	AA A9001 8000 1	Byte 0	Byte 1 Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Table 19-1. Serial Programming Instruction Set

Note: 1. B1 = 0, $B2 = 0 \rightarrow Mode 1$, no lock protection


B1 = 0, B2 = 1 \rightarrow Mode 2, lock bit 1 activated B1 = 1, B2 = 0 \rightarrow Mode 3, lock bit 2 activated B1 = 1, B1 = 1 \rightarrow Mode 4, lock bit 3 activated Each of the lock bit modes needs to be activated sequentially before Mode 4 can be executed.


After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

20. Serial Programming Characteristics

Figure 20-1. Serial Programming Timing





Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency	3		16	MHz
t _{CLCL}	Oscillator Period	62.5			ns
t _{SHSL}	SCK Pulse Width High	8 t _{CLCL}			ns
t _{SLSH}	SCK Pulse Width Low	8 t _{CLCL}			ns
t _{OVSH}	MOSI Setup to SCK High	t _{CLCL}			ns
t _{SHOX}	MOSI Hold after SCK High	2 t _{CLCL}			ns
t _{SLIV}	SCK Low to MISO Valid	10	16	32	ns
t _{ERASE}	Chip Erase Instruction Cycle Time			500	ms
t _{SWC}	Serial Byte Write Cycle Time			64 t _{CLCL} + 400	μs

21. Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.6V
DC Output Current 15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



23. AC Characteristics


Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and $\overline{PSEN} = 100 \text{ pF}$; load capacitance for all other outputs = 80 pF.

Symbol	Parameter	16 MHz Oscillator		Variable Oscillator		
		Min	Мах	Min	Мах	Units
1/t _{CLCL}	Oscillator Frequency			0	16	MHz
t _{LHLL}	ALE Pulse Width	85		2t _{CLCL} -40		ns
t _{AVLL}	Address Valid to ALE Low	22		t _{CLCL} -40		ns
t _{LLAX}	Address Hold After ALE Low	32		t _{CLCL} -30		ns
t _{LLIV}	ALE Low to Valid Instruction In		150		4t _{CLCL} -100	ns
t _{LLPL}	ALE Low to PSEN Low	32		t _{CLCL} -30		ns
t _{PLPH}	PSEN Pulse Width	142		3t _{CLCL} -45		ns
t _{PLIV}	PSEN Low to Valid Instruction In		82		3t _{CLCL} -105	ns
t _{PXIX}	Input Instruction Hold After PSEN	0		0		ns
t _{PXIZ}	Input Instruction Float After PSEN		37		t _{CLCL} -25	ns
t _{PXAV}	PSEN to Address Valid	75		t _{CLCL} -8		ns
t _{AVIV}	Address to Valid Instruction In		207		5t _{CLCL} -105	ns
t _{PLAZ}	PSEN Low to Address Float		10		10	ns
t _{RLRH}	RD Pulse Width	275		6t _{CLCL} -100		ns
t _{wLWH}	WR Pulse Width	275		6t _{CLCL} -100		ns
t _{RLDV}	RD Low to Valid Data In		147		5t _{CLCL} -165	ns
t _{RHDX}	Data Hold After RD	0		0		ns
t _{RHDZ}	Data Float After RD		65		2t _{CLCL} -60	ns
t _{LLDV}	ALE Low to Valid Data In		350		8t _{CLCL} -150	ns
t _{AVDV}	Address to Valid Data In		397		9t _{CLCL} -165	ns
t _{LLWL}	ALE Low to RD or WR Low	137	239	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	Address to RD or WR Low	122		4t _{CLCL} -130		ns
t _{QVWX}	Data Valid to WR Transition	13		t _{CLCL} -50		ns
t _{QVWH}	Data Valid to WR High	287		7t _{CLCL} -150		ns
t _{wHQX}	Data Hold After WR	13		t _{CLCL} -50		ns
t _{RLAZ}	RD Low to Address Float		0		0	ns
t _{WHLH}	RD or WR High to ALE High	23	103	t _{CLCL} -40	t _{CLCL} +40	ns


23.1 External Program and Data Memory Characteristics



26. External Data Memory Write Cycle



27. External Clock Drive Waveforms



28. External Clock Drive

Symbol	Parameter	Min	Max	Units	
1/t _{CLCL}	Oscillator Frequency	0	16	MHz	
t _{CLCL}	Clock Period	62.5		ns	
t _{CHCX}	High Time	20		ns	
t _{CLCX}	Low Time	20		ns	
t _{CLCH}	Rise Time		20	ns	
t _{CHCL}	Fall Time		20	ns	



33. Ordering Information

33.1 Green Package Option (Pb/Halide-free)

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		AT89LS51-16AU	44A	Industrial
16	2.7V to 4.0V	AT89LS51-16JU	44J	
		AT89LS51-16PU	40P6	(-40° C to 85° C)


Package Type	
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)






34. Packaging Information

34.1 44A – TQFP



28 AT89LS51


34.2 44J – PLCC







34.3 40P6 - PDIP





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support mcu@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.