



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 4V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89ls51-16pi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




## 2. Pin Configurations


### 2.1 40-lead PDIP

	$\overline{}$		1
P1.0 🗆	1	40	□vcc
P1.1 🗆	2	39	D P0.0 (AD0)
P1.2 🗆	3	38	D P0.1 (AD1)
P1.3 🗆	4	37	🗆 P0.2 (AD2)
P1.4 🗆	5	36	🗆 P0.3 (AD3)
(MOSI) P1.5 🗆	6	35	🗆 P0.4 (AD4)
(MISO) P1.6 🗆	7	34	🗆 P0.5 (AD5)
(SCK) P1.7 🗆	8	33	DP0.6 (AD6)
RST 🗆	9	32	🗆 P0.7 (AD7)
(RXD) P3.0 🗆	10	31	□ EA/VPP
(TXD) P3.1 🗆	11	30	ALE/PROG
(INT0) P3.2 🗆	12	29	D PSEN
(INT1) P3.3 🗆	13	28	🗆 P2.7 (A15)
(T0) P3.4 🗆	14	27	🗆 P2.6 (A14)
(T1) P3.5 🗆	15	26	🗆 P2.5 (A13)
(WR) P3.6 🗆	16	25	🗆 P2.4 (A12)
(RD) P3.7 🗆	17	24	🗆 P2.3 (A11)
XTAL2	18	23	🗆 P2.2 (A10)
XTAL1 🗆	19	22	🗆 P2.1 (A9)
GND 🗆	20	21	🗆 P2.0 (A8)
			1


### 2.3 44-lead PLCC



### 2.2 44-lead TQFP



## 3. Block Diagram







## 4. Pin Description

4.1	VCC	
		Supply voltage.
4.2	GND	
		Ground.
4.3	Port 0	
		Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.
		Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.
		Port 0 also receives the code bytes during Flash programming and outputs the code bytes dur- ing program verification. <b>External pull-ups are required during program verification</b> .
4.4	Port 1	
		Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low

will source current  $(I_{IL})$  because of the internal pull-ups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

#### 4.5 Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current  $(I_{IL})$  because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

4



## 4.10 **EA**/VPP

External Access Enable.  $\overline{EA}$  must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed,  $\overline{EA}$  will be internally latched on reset.

 $\overline{\text{EA}}$  should be strapped to V<sub>CC</sub> for internal program executions.

This pin also receives the 12-volt programming enable voltage (V<sub>PP</sub>) during Flash programming.

### 4.11 XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

### 4.12 XTAL2

Output from the inverting oscillator amplifier

## 5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000								0D7H
0C8H									0CFH
0C0H									0C7H
0B8H	IP XX000000								0BFH
0B0H	P3 11111111								0B7H
0A8H	IE 0X000000								0AFH
0A0H	P2 11111111		AUXR1 XXXXXXX0				WDTRST XXXXXXXX		0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111								97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	87H

Table 5-1. AT89LS51 SFR Map and Reset Values

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

**Interrupt Registers:** The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.



AUXR1 Addre	ess = A2H										
Not B Addressat							Reset	Value = XXXXXXXX			
	_	-	-	-	_	-	_	DPS			
Bit	7	6	5	4	3	2	1	0			
– DPS		ed for futur	-								
DFO	Data Pointer Register Select DPS										
	0	Select	s DPTR F	Registers [	DPOL, DPO	Н					
	1	Select	s DPTR F	Registers [	DP1L, DP1	н					

 Table 5-3.
 AUXR1: Auxiliary Register 1

## 6. Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

### 6.1 Program Memory

If the EA pin is connected to GND, all program fetches are directed to external memory.

On the AT89LS51, if  $\overline{EA}$  is connected to V<sub>CC</sub>, program fetches to addresses 0000H through FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

### 6.2 Data Memory

The AT89LS51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.

## 7. Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.





### 7.1 Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

### 7.2 WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Powerdown mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89LS51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89LS51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

### 8. UART

The UART in the AT89LS51 operates the same way as the UART in the AT89C51. For further information on the UART operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod\_documents/DOC4316.PDF

### 9. Timer 0 and 1

Timer 0 and Timer 1 in the AT89LS51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod\_documents/DOC4316.PDF

## 10. Interrupts

The AT89LS51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 10-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 10-1 shows that bit positions IE.5 and IE.6 are unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.


The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.

(MSB) (LSB)									
EA –		-	ES		ET1	EX1	ET0	EX0	
Enable Bit = 1 enab	les the ir	nterrupt.							
Enable Bit = 0 disables the interrupt.									
Symbol	Posit	ion	F	unct	ion				
EAIE.7Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing enable bit.							ource is	ts	
-	IE.6		R	Reser	ved				
-	IE.5		R	Reser	ved				
ES	IE.4		S	Serial	Port interrup	ot enable bit			
ET1	IE.3		Т	imer	1 interrupt e	enable bit			
EX1	IE.2		E	Extern	al interrupt	1 enable bit			
ET0	IE.1	IE.1 Timer 0 interrupt enable bit							
EX0	EX0 IE.0 External interrupt 0 enable bit								
User software should	never w	rite 1s to res	erved b	bits, b	ecause they	/ may be use	ed in future /	AT89 product	ts.






#### Figure 10-1. Interrupt Sources



## **11. Oscillator Characteristics**


XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11-1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 11-2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clock-ing circuitry is hrough a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Figure 11-1. Oscillator Connections



Note: C1, C2 = 30 pF  $\pm$  10 pF for Crystals = 40 pF  $\pm$  10 pF for Ceramic Resonators





## 12. Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

### 13. Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt ( $\overline{INT0}$  or  $\overline{INT1}$ ). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V<sub>CC</sub> is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

	1						
Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
ldle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

 Table 13-1.
 Status of External Pins During Idle and Power-down Modes





5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

- 1. Set XTAL1 to "L" (if a crystal is not used).
- 2. Set RST to "L".
- 3. Turn V<sub>CC</sub> power off.

**Data Polling:** The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

### 16.2 Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 19-1.

## 17. Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most major worldwide programming vendors offer support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

				ALE/	EA/						P0.7-0	P2.3-0	P1.7-0
Mode	V <sub>cc</sub>	RST	PSEN	PROG	V <sub>PP</sub>	P2.6	P2.7	P3.3	P3.6	P3.7	Data	Address	
Write Code Data	5V	Н	L	(2)	12V	L	Н	Н	н	Н	D <sub>IN</sub>	A11-8	A7-0
Read Code Data	5V	Н	L	Н	н	L	L	L	Н	Н	D <sub>OUT</sub>	A11-8	A7-0
Write Lock Bit 1	5V	Н	L	(3)	12V	н	Н	Н	н	Н	х	х	х
Write Lock Bit 2	5V	Н	L	(3)	12V	н	Н	Н	L	L	х	х	х
Write Lock Bit 3	5V	н	L	(3)	12V	н	L	Н	н	L	х	х	х
Read Lock Bits 1, 2, 3	5V	н	L	н	Н	н	н	L	н	L	P0.2, P0.3, P0.4	х	х
Chip Erase	5V	н	L	(1)	12V	н	L	Н	L	L	х	х	х
Read Atmel ID	5V	н	L	Н	н	L	L	L	L	L	1EH	0000	00H
Read Device ID	5V	н	L	н	Н	L	L	L	L	L	61H	0001	00H
Read Device ID	5V	Н	L	н	Н	L	L	L	L	L	06H	0010	00H

 Table 17-1.
 Flash Programming Modes

Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.

2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.

3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.

4. RDY/BSY signal is output on P3.0 during programming.

5. X = don't care.



## 18. Flash Programming and Verification Characteristics (Parallel Mode)

 $T_A = 20^{\circ}C$  to  $30^{\circ}C$ ,  $V_{CC} = 4.5$  to 5.5V

Symbol	Parameter	Min	Max	Units
V <sub>PP</sub>	Programming Supply Voltage	11.5	12.5	V
I <sub>PP</sub>	Programming Supply Current		10	mA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		30	mA
1/t <sub>CLCL</sub>	Oscillator Frequency	3	16	MHz
t <sub>AVGL</sub>	Address Setup to PROG Low	48 t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address Hold After PROG	48 t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data Setup to PROG Low	48 t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data Hold After PROG	48 t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) High to V <sub>PP</sub>	48 t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> Setup to PROG Low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> Hold After PROG	10		μs
t <sub>GLGH</sub>	PROG Width	0.2	1	μs
t <sub>AVQV</sub>	Address to Data Valid		48 t <sub>CLCL</sub>	
t <sub>ELQV</sub>	ENABLE Low to Data Valid		48 t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data Float After ENABLE	0	48 t <sub>CLCL</sub>	
t <sub>GHBL</sub>	PROG High to BUSY Low		1.0	μs
t <sub>wc</sub>	Byte Write Cycle Time		50	μs

Figure 18-1. Flash Programming and Verification Waveforms – Parallel Mode





Figure 18-2. Flash Memory Serial Downloading



# 19. Flash Programming and Verification Waveforms – Serial Mode






Figure 19-1. Serial Programming Waveforms



# 20. Serial Programming Characteristics

Figure 20-1. Serial Programming Timing





Symbol	Parameter	Min	Тур	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	3		16	MHz
t <sub>CLCL</sub>	Oscillator Period	62.5			ns
t <sub>SHSL</sub>	SCK Pulse Width High	8 t <sub>CLCL</sub>			ns
t <sub>SLSH</sub>	SCK Pulse Width Low	8 t <sub>CLCL</sub>			ns
t <sub>OVSH</sub>	MOSI Setup to SCK High	t <sub>CLCL</sub>			ns
t <sub>SHOX</sub>	MOSI Hold after SCK High	2 t <sub>CLCL</sub>			ns
t <sub>SLIV</sub>	SCK Low to MISO Valid	10	16	32	ns
t <sub>ERASE</sub>	Chip Erase Instruction Cycle Time			500	ms
t <sub>SWC</sub>	Serial Byte Write Cycle Time			64 t <sub>CLCL</sub> + 400	μs

## 21. Absolute Maximum Ratings\*


Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.6V
DC Output Current 15.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






# 24. External Program Memory Read Cycle



## 25. External Data Memory Read Cycle






# 29. Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for  $V_{CC}$  = 2.7V to 4.0V and Load Capacitance = 80 pF.

		12 MF	lz Osc	Variable Oscillator		
Symbol	Parameter	Min	Мах	Min	Max	Units
t <sub>XLXL</sub>	Serial Port Clock Cycle Time	1.0		12t <sub>CLCL</sub>		μs
t <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	700		10t <sub>CLCL</sub> -133		ns
t <sub>xHQX</sub>	Output Data Hold After Clock Rising Edge	50		2t <sub>CLCL</sub> -80		ns
t <sub>XHDX</sub>	Input Data Hold After Clock Rising Edge	0		0		ns
t <sub>XHDV</sub>	Clock Rising Edge to Input Data Valid		700		10t <sub>CLCL</sub> -133	ns

# 30. Shift Register Mode Timing Waveforms




## **31. AC Testing Input/Output Waveforms**<sup>(1)</sup>



Note: 1. AC Inputs during testing are driven at V<sub>CC</sub> - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V<sub>IH</sub> min. for a logic 1 and V<sub>IL</sub> max. for a logic 0.

# 32. Float Waveforms<sup>(1)</sup>



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.

# 33. Ordering Information

# 33.1 Green Package Option (Pb/Halide-free)

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		AT89LS51-16AU	44A	Industrial
16	2.7V to 4.0V	AT89LS51-16JU	44J	
		AT89LS51-16PU	40P6	(-40° C to 85° C)


	Package Type
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)






## 34. Packaging Information

### 34.1 44A – TQFP



28 AT89LS51

### 34.2 44J – PLCC







#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support mcu@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.