




Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SIO, UART/USART
Peripherals	LCD, POR, PWM, WDT
Number of I/O	74
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.98K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f418hpmc-g-sne2





Low-voltage detection reset circuit

Built-in low-voltage detector

Clock supervisor counter

Built-in clock supervisor counter function

Programmable port input voltage level

CMOS input level / hysteresis input level

Dual operation Flash memory

The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

Flash memory security function

Protects the content of the Flash memory

Document Number: 002-07475 Rev. *A Page 2 of 85



4. Differences among Products and Notes on Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write.

For details of current consumption, see "17. Electrical Characteristics".

Package

For details of information on each package, see "3. Packages And Corresponding Products" and "21. Package Dimension".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.


For details of the operating voltage, see "17. Electrical Characteristics".

On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. For details of the connection method, refer to "Chapter 31 Example Of Serial Programming Connection" in the hardware manual of the MB95410H/470H Series.

Document Number: 002-07475 Rev. *A Page 9 of 85







Pin no.	Pin name	I/O circuit type*	Function			
	P00		General-purpose I/O port			
0	INT00	W	External interrupt input pin			
9	AN00	VV	A/D analog input pin			
	UO2		UART/SIO ch. 2 data output pin			
10	P16	Y	General-purpose I/O port			
10	PPG10	Ť	8/16-bit PPG ch. 1 output pin			
11	P15	Y	General-purpose I/O port			
11	PPG11	Ť	8/16-bit PPG ch. 1 output pin			
12	P14	Н	General-purpose I/O port			
12	UCK0	П	UART/SIO ch. 0 clock I/O pin			
13	P13	Ш	General-purpose I/O port			
13	ADTG	Н	A/D trigger input (ADTG) pin			
1.1	P12	D	General-purpose I/O port			
14	DBG	D	DBG input pin			
15	P11	Н	General-purpose I/O port			
15	UO0	П	UART/SIO ch. 0 data output pin			
16	P10	G	General-purpose I/O port			
10	UI0	G	UART/SIO ch. 0 data input pin			
17	P53	Н	General-purpose I/O port			
17	TO0	П	16-bit reload timer output pin			
	P52		General-purpose I/O port			
18	TI0	Н	16-bit reload timer input pin			
	TO00		8/16-bit composite timer ch. 0 output pin			
19	P51	Н	General-purpose I/O port			
19	EC0	П	8/16-bit composite timer ch. 0 clock input pin			
20	P50	Н	General-purpose I/O port			
20	TO01	П	8/16-bit composite timer ch. 0 output pin			
21	P23	1	General-purpose I/O port			
21	SDA	'	I ² C data I/O pin			
22	P22	1	General-purpose I/O port			
22	SCL	I	I ² C clock I/O pin			
	P21		General-purpose I/O port			
23	PPG01	Т	8/16-bit PPG ch. 0 output pin			
	CMPP		Voltage comparator input pin			
	P20		General-purpose I/O port			
24	PPG00	Т	8/16-bit PPG ch. 0 output pin			
	CMPN		Voltage comparator input pin			



A	Pin no.	Pin name	I/O circuit type*	Function
Subclock oscillation pin (32 kHz)	44	С	_	Capacitor connection pin
X1A	45	PG2	C	General-purpose I/O port
ACO Subclock oscillation pin (32 kHz)	45	X1A		Subclock oscillation pin (32 kHz)
Subclock oscillation pin (32 kHz)	46	PG1		General-purpose I/O port
PF2	40	X0A		Subclock oscillation pin (32 kHz)
RST	47	V _{CC}	_	Power supply pin
RST		PF2		General-purpose I/O port
CMPO	48	RST	А	
CMPO	40	P17	ш	General-purpose I/O port
SEG00 M	49	CMPO		Voltage comparator output pin
SEG00 LCDC SEG output pin	50	PB0	N.4	General-purpose I/O port
SEG01	50	SEG00	IVI	LCDC SEG output pin
SEG01 LCDC SEG output pin	5 1	PB1	N4	General-purpose I/O port
SEG02 M LCDC SEG output pin	51	SEG01	IVI	LCDC SEG output pin
SEG02 LCDC SEG output pin	F2	PC0	N.4	General-purpose I/O port
SEG03 M LCDC SEG output pin	52	SEG02	IVI	LCDC SEG output pin
SEG03 LCDC SEG output pin	52	PC1	M	General-purpose I/O port
SEG04 SEG04 LCDC SEG output pin	33	SEG03	IVI	LCDC SEG output pin
SEG04 LCDC SEG output pin	5.1	PC2	M	General-purpose I/O port
SEG05 M LCDC SEG output pin	54	SEG04	IVI	LCDC SEG output pin
SEG05 LCDC SEG output pin	55	PC3	M	General-purpose I/O port
SEG06 M	33	SEG05	IVI	LCDC SEG output pin
SEG06	56	PC4	M	General-purpose I/O port
SEG07 M LCDC SEG output pin	30	SEG06	IVI	LCDC SEG output pin
SEG07	57	PC5	M	General-purpose I/O port
58 SEG08 M LCDC SEG output pin 59 PC7 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 60 SEG10 M General-purpose I/O port LCDC SEG output pin General-purpose I/O port BEG11 M General-purpose I/O port CDC SEG output pin General-purpose I/O port	37	SEG07	IVI	LCDC SEG output pin
SEG08	5.9	PC6	M	General-purpose I/O port
59 M LCDC SEG output pin 60 P60 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 61 P61 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 62 P62 M	30	SEG08	IVI	LCDC SEG output pin
SEG09 LCDC SEG output pin 60 P60 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 61 P61 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 62 P62 M	50	PC7	M	General-purpose I/O port
60 SEG10 M LCDC SEG output pin 61 P61 M General-purpose I/O port LCDC SEG output pin 62 P62 M General-purpose I/O port	33	SEG09	IVI	LCDC SEG output pin
SEG10 LCDC SEG output pin 61 P61 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 62 P62 M General-purpose I/O port	60	P60	M	General-purpose I/O port
61 SEG11 M LCDC SEG output pin 62 P62 M General-purpose I/O port	- 50	SEG10	171	LCDC SEG output pin
SEG11 LCDC SEG output pin P62 M General-purpose I/O port	61	P61		General-purpose I/O port
62 M	01	SEG11	171	LCDC SEG output pin
SEG12 LCDC SEG output pin	62	P62		General-purpose I/O port
	02	SEG12	IVI	LCDC SEG output pin



P17	Pin no.	Pin name	I/O circuit type*	Function
CMPO	44	P17	11	General-purpose I/O port
A	41	CMPO	П	Voltage comparator output pin
SEG00	42	PB0	M	General-purpose I/O port
A3 SEG01	42	SEG00	IVI	LCDC SEG output pin
SEG01	43	PB1	M	General-purpose I/O port
SEG02 M	43	SEG01	IVI	LCDC SEG output pin
SEG02 LCDC SEG output pin	44	PC0	M	General-purpose I/O port
SEG03 M	44	SEG02	IVI	LCDC SEG output pin
SEG03 LCDC SEG output pin	45	PC1	M	General-purpose I/O port
A6	43	SEG03	IVI	LCDC SEG output pin
SEG04 LCDC SEG output pin	46	PC2	M	General-purpose I/O port
AF	40	SEG04	IVI	LCDC SEG output pin
SEG05 LCDC SEG output pin	47	PC3	M	General-purpose I/O port
SEG06 M CDC SEG output pin	47	SEG05	IVI	LCDC SEG output pin
SEG06 LCDC SEG output pin	18	P60	M	General-purpose I/O port
SEG07	40	SEG06	IVI	LCDC SEG output pin
SEG07	40	P61	M	General-purpose I/O port
SEG08	45	SEG07	IVI	LCDC SEG output pin
SEG08	50	P62	M	General-purpose I/O port
SEG09	30	SEG08	IVI	LCDC SEG output pin
SEG09	51	P63	M	General-purpose I/O port
52 SEG10 LCDC SEG output pin 53 P65 M General-purpose I/O port 54 P66 M General-purpose I/O port 54 SEG12 M General-purpose I/O port 55 P67 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 56 PE0 M General-purpose I/O port LCDC SEG output pin General-purpose I/O port LCDC SEG output pin General-purpose I/O port	31	SEG09	IVI	LCDC SEG output pin
SEG10	52	P64	M	General-purpose I/O port
SEG11	32	SEG10	IVI	LCDC SEG output pin
SEG11	53	P65	M	General-purpose I/O port
54 SEG12 M LCDC SEG output pin 55 P67 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 56 PE0 M General-purpose I/O port LCDC SEG output pin LCDC SEG output pin 57 PE1 M	33	SEG11	IVI	LCDC SEG output pin
SEG12 LCDC SEG output pin 55 P67 SEG13 M LCDC SEG output pin LCDC SEG output pin General-purpose I/O port LCDC SEG output pin LCDC SEG output pin General-purpose I/O port	54	P66	M	General-purpose I/O port
SEG13	J-1	SEG12	IVI	LCDC SEG output pin
SEG13 LCDC SEG output pin FE0 M SEG14 M General-purpose I/O port LCDC SEG output pin General-purpose I/O port	55	P67	M	General-purpose I/O port
56 SEG14 M LCDC SEG output pin FE1 M General-purpose I/O port		SEG13	101	LCDC SEG output pin
SEG14 LCDC SEG output pin PE1 General-purpose I/O port M	56	PE0	M	General-purpose I/O port
57 H	30	SEG14	171	<u> </u>
SEG15 LCDC SEG output pin	57	PE1	M	General-purpose I/O port
		SEG15	171	LCDC SEG output pin



Туре	Circuit	Remarks
D	Standby control Hysteresis input N-ch	N-ch open drain outputHysteresis input
G	Pull-up control P-ch Digital output N-ch Standby control Hysteresis input CMOS input	 CMOS output Hysteresis input CMOS input Pull-up control available
н	Pull-up control P-ch Digital output N-ch Standby control Hysteresis input	CMOS outputHysteresis inputPull-up control available
ı	Standby control CMOS input Hysteresis input N-ch	N-ch open drain outputCMOS inputHysteresis input
J	Pull-up control P-ch Digital output Digital output Analog input A/D control Standby control Hysteresis input	 CMOS output Hysteresis input Analog input Pull-up control available



9. Notes on Device Handling

Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "17.1 Absolute Maximum Ratings" of "17. Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

10. Pin Connection

Treatment of unused input pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RST pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output function of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

Analog power supply

Always set the same potential to AV_{CC} and V_{CC} pins. When V_{CC} is larger than AV_{CC} , the current may flow through the AN00 to AN07 pins.



14. I/O Map (MB95410H Series)

Address	Register abbreviation	egister reviation Register name			
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B	
0001 _H	DDR0	Port 0 direction register		00000000 _B	
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B	
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B	
0004 _H	_	(Disabled)		_	
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B	
0006 _H	PLLC	PLL control register	R/W	00000000 _B	
0007 _H	SYCC	System clock control register	R/W	XXXXXX11 _B	
0008 _H	STBC	Standby control register	R/W	00000XXX _B	
0009 _H	RSRR	Reset source register	R/W	000XXXXX _B	
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B	
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B	
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B	
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B	
000E _H	PDR2	Port 2 data register		00000000 _B	
000F _H	DDR2	Port 2 direction register		00000000 _B	
0010 _H , 0011 _H	_	(Disabled)		_	
0012 _H	PDR4	Port 4 data register	R/W	00000000 _B	
0013 _H	DDR4	Port 4 direction register	R/W	00000000 _B	
0014 _H	PDR5	Port 5 data register	R/W	00000000 _B	
0015 _H	DDR5	Port 5 direction register	R/W	00000000 _B	
0016 _H	PDR6	Port 6 data register	R/W	00000000 _B	
0017 _H	DDR6	Port 6 direction register	R/W	00000000 _B	
0018 _H to 001B _H	_	(Disabled)		_	
001C _H	PDR9	Port 9 data register	R/W	00000000 _B	
001D _H	DDR9	Port 9 direction register	R/W	00000000 _B	
001E _H	PDRA	Port A data register	R/W	00000000 _B	
001F _H	DDRA	Port A direction register	R/W	00000000 _B	
0020 _H	PDRB	Port B data register	R/W	00000000 _B	
0021 _H	DDRB	Port B direction register	R/W	00000000 _B	
0022 _H	PDRC	Port C data register	R/W	00000000 _B	
0023 _H	DDRC	Port C direction register	R/W	00000000 _B	
0024 _H , 0025 _H	_	(Disabled)			



17. Electrical Characteristics

17.1 Absolute Maximum Ratings

Parameter	Symbol	Rat	Rating		Remarks
Parameter	Зушьог	Min	Max	Unit	Remarks
Power supply voltage*1	V _{CC}	V _{SS} - 0.3	V _{SS} + 6	V	
Input voltage*1	V _I	V _{SS} - 0.3	V _{SS} + 6	V	*2
Output voltage*1	Vo	V _{SS} - 0.3	V _{SS} + 6	V	*2
Maximum clamp current	I _{CLAMP}	-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	$\Sigma I_{CLAMP} $	_	20	mA	Applicable to specific pins*3
"L" level maximum output current	I _{CL}	_	15	mA	
"L" level average current	I _{CLAV}	_	4	mA	Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣI_{OL}	_	100	mA	
"L" level total average output current	ΣI_{OLAV}	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output current	I _{CH}	_	-15	mA	
"H" level average current	I _{CHAV}	_	-4	mA	Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣΙΟΗ	_	-100	mA	
"H" level total average output current	ΣI_{OHAV}	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	P _d	_	320	mW	
Operating temperature	T _A	-40	+85	°C	
Storage temperature	T _{stg}	-55	+150	°C	

^{*1:} These parameters are based on the condition that V_{SS} = 0.0 V.

(Continued)

Document Number: 002-07475 Rev. *A

^{*2:} V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

_ ,				(100 5	Value				
Parameter	Symbol	Pin name	Condition	Min	Typ*4	Max	Unit	Remarks	
	Jacobs	V _{CC} (External clock	V_{CC} = 5.5 V F_{CH} = 4 MHz F_{MP} = 10 MHz Main PLL mode (multiplied by 2.5) T_A = +25°C	ı	9.7	12.5	mA		
	ICCMPLL	operation)	$V_{CC} = 5.5 \text{ V}$ $F_{CH} = 6.44 \text{ MHz}$ $F_{MP} = 16 \text{ MHz}$ Main PLL mode (multiplied by 2.5) $T_{A} = +25^{\circ}\text{C}$	l	13.9	20	mA		
	I _{CCMCR}	V	V_{CC} = 5.5 V F_{CRH} = 12.5 MHz F_{MP} = 12.5 MHz Main CR clock mode	_	11	13.2	mA		
Power supply current*3	I _{CCSCR}	V _{CC}	vcc	V _{CC} = 5.5 V Sub-CR clock mode (multiplied by 2.5) T _A = +25°C	_	112	410	μА	
	I _{CCTS}	V _{CC} (External clock	V_{CC} = 5.5 V F_{CH} = 32 MHz Time-base timer mode T_A = +25°C	I	1	3	mA		
	Іссн	operation)	V_{CC} = 5.5 V Substop mode T_A = +25°C	_	3.1	22.5	μA	Main stop mode with one clock selected	
	I _A		Current consumption for A/D conversion at 16 MHz	_	1.5	4.7	mA		
	I _{AH}	AV _{CC}	Current consumption for stopping A/D conversion at 16 MHz	_	1	5	μA		
	I _V		Current consumption of voltage comparator at 16 MHz	_	113	350	μA		



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Din nama	Condition		Value			Remarks
Parameter	Syllibol	Pili lialile	Pin name Condition		Typ*4	Max	Unit	Remarks
	I _{LVD}		Current consumption of the low-voltage detection circuit	_	31	54	μΑ	
Power supply current*3	I _{CRH}	V _{CC}	Current consumption of the main CR oscillator	_	0.5	0.6	mA	
	I _{CRL}		Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	
LCD internal	1		D.1		400	_	kΩ	
division resis- tance	R_{LCD}	_	Between V4 and V _{SS}	_	40	_	kΩ	
COM0 to COM7 output impedance	R _{VCOM}	COM0 to COM7	V1 to V4 = 4.1 V	_	_	5	kΩ	
SEG00 to SEG39 output impedance	R _{VSEG}	SEG00 to SEG39	V 1 to V4 - 4.1 V	_	_	7	kΩ	
LCD leakage current	I _{LCDL}	V0 to V4, COM0 to COM7, SEG00 to SEG39	_	-1	_	+1	μΑ	

^{*1:} The input levels of P01, P04, P10, P22 and P23 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "17.4. AC Characteristics: 17.4.1. Clock Timing" for F_{CH} and F_{CL} .
- See "17.4. AC Characteristics: 17.4.2. Source Clock/Machine Clock" for F_{MP} and F_{MPL}.

^{*2:} P40 to P43, P50 to P53, P94, PB2 to PB4 and PC4 to PC7 are only available on the MB95410H Series.

^{*3: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I_{LVD}) to one of the value from I_{CC} to I_{CCH}. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I_{CRH}, I_{CRL}) and a specified value. In on-chip debug mode, the CR oscillator (I_{CRH}) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

^{*4:} $V_{CC} = 5.0 \text{ V}, T_A = +25^{\circ}\text{C}$









Figure of main clock input port external connection

When a crystal oscillator or When the external clock is used a ceramic oscillator is used (X1 is open)











Figure of subclock input port external connection

When a crystal oscillator or a ceramic oscillator is used

XOA X1A

When the external clock is used





17.4.2 Source Clock/Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

B	0	Pin		Value		11!4	Barranda
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5	_	2000	ns	When the main oscillation clock is used Min: F _{CH} = 32.5 MHz, divided by 2 Max: F _{CH} = 1 MHz, divided by 2
Source clock			61.5	_	2000	ns	When the main oscillation clock is used Min: F _{CH} = 8.125 MHz, multiplied by the PLL multiplier of 2 Max: F _{CH} = 1 MHz, divided by 2
cycle time*1	t _{SCLK}	_	80	_	1000	ns	When the main CR clock is used Min: F _{CRH} = 12.5 MHz Max: F _{CRH} = 1 MHz
			_	61	_	μs	When the sub-oscillation clock is used F _{CL} = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
	F _{SP}		0.50	_	16.25	MHz	When the main oscillation clock is used
Source clock		_	1	_	12.5	MHz	When the main CR clock is used
frequency			_	16.384	_	kHz	When the sub-oscillation clock is used
	F _{SPL}		_	50	_	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time* ² (minimum			80	_	16000	ns	When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16
instruction execution time)	t _{MCLK}	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
	F _{MP}		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	' MP		0.0625	_	12.5	MHz	When the main CR clock is used
frequency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used
	F _{MPL}		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- PLL multiplication of main clock (select from 2, 2.5, 4 multiplication)
- Main CR clock divided by 2
- · Subclock divided by 2
- Sub-CR clock divided by 2




17.4.3 External Reset

$(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C})$	$(V_{CC} = 5.0)$	V ±10%,	$V_{SS} = 0.0$	$V, T_A =$	-40°C to	+85°C)
---	------------------	---------	----------------	------------	----------	--------

Parameter	Cumbal	Value		Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
		2 t _{MCLK} *1	_	ns	In normal operation
RST "L" level pulse width	t _{RSTL}	Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on
		100	_	μs	In time-base timer mode

^{*1:} See "17.4.2. Source Clock/Machine Clock" for $t_{\mbox{\scriptsize MCLK}}$.

^{*2:} The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.






17.4.8 I²C Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C})$

	Symbol	Pin name	Conditions	Value				
Parameter				Standard-mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	SCL		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HD;STA}	SCL, SDA	1	4.0	_	0.6	_	μs
SCL clock "L" width	t _{LOW}	SCL]	4.7	_	1.3	_	μs
SCL clock "H" width	t _{HIGH}	SCL]	4.0	_	0.6	_	μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SU;STA}	SCL, SDA	R = 1.7 kΩ,	4.7	_	0.6	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HD;DAT}	SCL, SDA	C = 50 pF* ¹	0	3.45* ²	0	0.9*3	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SU;DAT}	SCL, SDA		0.25	_	0.1	_	μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{su;sто}	SCL, SDA		4.0	_	0.6	_	μs
Bus free time between stop condition and start condition	t _{BUF}	SCL, SDA		4.7	_	1.3	_	μs

- *1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.
- *2: The maximum t_{HD;DAT} in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t_{I OW}) does not extend.
- *3: A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of $t_{SU:DAT} \ge 250$ ns is fulfilled.





(V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Doromotor	Symbol	Pin name	Conditions	Value* ²			Domorko	
Parameter				Min	Max	Unit	Remarks	
SCL clock "L" width	t _{LOW}	SCL	R = 1.7 kΩ, C = 50 pF* ¹	(2 + nm / 2)t _{MCLK} – 20	ı	ns	Master mode	
SCL clock "H" width	t _{HIGH}	SCL		(nm / 2)t _{MCLK} – 20	(nm / 2)t _{MCLK} – 20		Master mode	
Start condition hold time	t _{HD;STA}	SCL, SDA		(– 1 + nm / 2)t _{MCLK} – 20	(- 1 + nm)t _{MCLK} + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.	
Stop condition setup time	t _{SU;STO}	SCL, SDA		(1 + nm / 2)t _{MCLK} - 20 (1 + nm / 2)t _{MCLK} + 20		ns	Master mode	
Start condition setup time	t _{SU;STA}	SCL, SDA		(1 + nm / 2)t _{MCLK} – 20	(1 + nm / 2)t _{MCLK} + 20	ns	Master mode	
Bus free time between stop condition and start condition	t _{BUF}	SCL, SDA		(2 nm + 4)t _{MCLK} - 20	_	ns		
Data hold time	t _{HD;DAT}	SCL, SDA		3 t _{MCLK} – 20	_		Master mode	
Data setup time	t _{SU;DAT}	SCL, SDA		(– 2 + nm / 2)t _{MCLK} – 20	(– 1 + nm / 2)t _{MCLK} + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.	
Setup time between clearing interrupt and SCL rising	t _{SU;INT}	SCL		(nm / 2)t _{MCLK} – 20	(1 + nm / 2)t _{MCLK} + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.	
SCL clock "L" width	t _{LOW}	SCL		4 t _{MCLK} – 20	_	ns	At reception	
SCL clock "H" width	t _{HIGH}	SCL		4 t _{MCLK} – 20	_	ns	At reception	



