



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	12MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4.75V ~ 5.25V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21345-12pvxet



C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.

Designing with PSoC Designer

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Number: 001-55397 Rev. *M Page 7 of 49



Pinouts


The automotive CY8C21x45 and CY8C22x45 PSoC devices are available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog mux bus. However, V_{SS} , V_{DD} , and XRES are not capable of digital I/O.

28-pin Part Pinout

Table 2. 28-pin Part Pinout (SSOP)

Pin	Ту	/pe	Din Nama	Description		
No.	Digital	Analog	Pin Name	Description		
1	I/O	I, MR	P0[7]	Analog column mux input, C _{MOD} capacitor pin		
2	I/O	I, ML	P0[5]	Analog column mux input, C _{MOD} capacitor pin		
3	I/O	I, ML	P0[3]	Analog column mux input		
4	I/O	I, ML	P0[1]	Analog column mux input		
5	I/O	I, ML	P2[7]	Direct input to analog block		
6	I/O	ML	P2[5]	Optional SAR ADC external reference (EXTREF)		
7	I/O	ML	P2[3]			
8	I/O	ML	P2[1]			
9	Po	wer	V _{SS}	Ground connection		
10	I/O	ML	P1[7]	I ² C serial clock (SCL)		
11	I/O	ML	P1[5]	I ² C serial data (SDA)		
12	I/O	ML	P1[3]			
13	I/O	ML	P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[5]		
14	Po	wer	V _{SS}	Ground connection		
15	I/O	MR	P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[5]		
16	I/O	MR	P1[2]			
17	I/O	MR	P1[4]	Optional external clock input (EXTCLK)		
18	I/O	MR	P1[6]			
19	In	put	XRES	Active high external reset with internal pull-down		
20	I/O	MR	P2[0]			
21	I/O	MR	P2[2]			
22	I/O	MR	P2[4]			
23	I/O	I, MR	P2[6]	Direct input to analog block		
24	I/O	I, MR	P0[0]	Analog column mux input		
25	I/O	I, MR	P0[2]	Analog column mux input		
26	I/O	I, MR	P0[4]	Analog column mux input		
27	I/O	I, MR	P0[6]	Analog column mux input		
28	Po	wer	V_{DD}	Supply voltage		

Figure 3. CY8C21345 and CY8C22345 28-pin PSoC Device



LEGEND: A = Analog, I = Input, O = Output, MR= Right analog mux bus input, ML= Left analog mux bus input.

Note

5. These are the ISSP pins, which are not High Z after exiting a reset state. See the PSoC Technical Reference Manual for CY8C21x45 and CY8C22x45 devices for details.

Document Number: 001-55397 Rev. *M Page 8 of 49



Table 3. 48-pin Part Pinout (SSOP) (continued)

Pin	Ту	ре	Pin Name	Description			
No.	Digital	Analog	1 III IVallic	Description			
43	I/O	I, MR	P2[6]	Direct input to analog block			
44	I/O	I, MR	P0[0]	Analog column mux input			
45	I/O	I, MR	P0[2]	Analog column mux input			
46	I/O	I, MR	P0[4]	Analog column mux input			
47	I/O	I, MR	P0[6]	Analog column mux input			
48	Po	wer	V_{DD}	Supply voltage			

LEGEND: A = Analog, I = Input, O = Output, MR= Right analog mux bus input, ML= Left analog mux bus input

Registers

This section lists the registers of this PSoC device family by mapping tables. For detailed register information, refer to the PSoC Technical Reference Manual for CY8C21x45 and CY8C22x45 devices.

Register Conventions

The register conventions specific to this section are listed in the following table.

Table 4. Abbreviations

Convention	Description
RW	Read and write register or bit(s)
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.

Document Number: 001-55397 Rev. *M Page 10 of 49



Table 5. Register Map Bank 0 Table: User Space

Table 5. Regi	able 5. Register Map Bank 0 Table: User Space										
Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	
PRT1IE	05	RW		45			85			C5	
PRT1GS	06	RW		46			86			C6	
PRT1DM2	07	RW		47			87			C7	
PRT2DR	08	RW		48			88		PWMVREF0	C8	#
PRT2IE	09	RW		49			89		PWMVREF1	C9	#
PRT2GS	0A	RW		4A			8A		IDAC_MODE	CA	RW
PRT2DM2	0B	RW		4B			8B		PWM_SRC	СВ	#
PRT3DR	0C	RW		4C			8C		TS_CR0	CC	RW
PRT3IE	0D	RW		4D			8D		TS_CMPH	CD	RW
PRT3GS	0E	RW		4E			8E		TS_CMPL	CE	RW
PRT3DM2	0F	RW		4F			8F		TS_CR1	CF	RW
PRT4DR	10	RW	CSD0_DR0_L	50	R		90		CUR PP	D0	RW
PRT4IE	11	RW	CSD0_DR1_L	51	W		91		STK_PP	D1	RW
PRT4GS	12	RW	CSD0_CNT_L	52	R		92	ļ		D2	
PRT4DM2	13	RW	CSD0_CR0	53	#		93		IDX_PP	D3	RW
	14		CSD0_DR0_H	54	R		94		MVR_PP	D4	RW
	15		CSD0_DR1_H	55	W		95	ļ	MVW_PP	D5	RW
	16		CSD0_CNT_H	56	R		96	ļ	I2C0_CFG	D6	RW
	17		CSD0_CR1	57	RW		97		I2C0_SCR	D7	#
	18		CSD1_DR0_L	58	R		98		I2C0_DR	D8	RW
	19		CSD1_DR1_L	59	W		99		I2C0_MSCR	D9	#
	1A		CSD1_CNT_L	5A	R		9A		INT_CLR0	DA	RW
	1B		CSD1_CR0	5B	#		9B		INT_CLR1	DB	RW
	1C		CSD1_DR0_H	5C	R		9C		INT_CLR2	DC	RW
	1D		CSD1_DR1_H	5D	W		9D		INT_CLR3	DD	RW
	1E		CSD1_CNT_H	5E	R		9E		INT_MSK3	DE	RW
BB000BB0	1F	.,	CSD1_CR1	5F	RW		9F		INT_MSK2	DF	RW
DBC00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBC00DR1	21	W	AMUX_CFG	61	RW		A1		INT_MSK1	E1	RW
DBC00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC W
DBC00CR0	23	#	ARF_CR	63 64	RW #		A3 A4		RES_WDT	E3	VV
DBC01DR0 DBC01DR1	24	W W	CMP_CR0 ASY_CR	65	#		A4 A5				4
DBC01DR1	25 26	RW	CMP_CR1	66	# RW		A5 A6		DEC _CR0	E6	RW
DBC01DR2	27	#	CIVIF_CK1	67	KVV		A7		DEC_CR1	E7	RW
DCC02DR0	28	#	ADC0_CR	68	#		A7 A8		MUL0_X	E8	W
DCC02DR0	29	W W	ADC1_CR	69	#		A9		MUL0_Y	E9	W
DCC02DR1	29 2A	RW	SADC_DH	6A	RW		AA		MUL0_DH	EA	R
DCC02CR0	2B	#	SADC_DL	6B	RW		AB		MULO DL	EB	R
DCC03DR0	2C	#	TMP_DR0	6C	RW		AC		ACC0_DR1	EC	RW
DCC03DR1	2D	w	TMP_DR1	6D	RW		AD		ACC0_DR0	ED	RW
DCC03DR2	2E	RW	TMP_DR2	6E	RW		AE		ACC0_DR3	EE	RW
DCC03CR0	2F	#	TMP_DR3	6F	RW		AF		ACC0_DR2	EF	RW
DBC10DR0	30	#	TIVII _BITO	70	1000	RDI0RI	B0	RW	71000_BIXE	F0	— • • • • • • • • • • • • • • • • • • •
DBC10DR1	31	W		71		RDIOSYN	B1	RW		F1	+
DBC10DR2	32	RW	ACE00CR1	72	RW	RDIOIS	B2	RW		F2	+
DBC10CR0	33	#	ACE00CR2	73	RW	RDIOLTO	B3	RW		F3	+
DBC11DR0	34	#		74	† · · · ·	RDI0LT1	B4	RW		F4	+
DBC11DR1	35	W		75	†	RDI0RO0	B5	RW		F5	+
DBC11DR2	36	RW	ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	+
DBC11CR0	37	#	ACE01CR2	77	RW	RDIODSM	B7	RW	CPU_F	F7	RL
DCC12DR0	38	#		78	 	RDI1RI	B8	RW		F8	† · · · ·
DCC12DR1	39	W		79	1	RDI1SYN	B9	RW		F9	+
DCC12DR2	3A	RW		7A	†	RDI1IS	BA	RW		FA	+
DCC12CR0	3B	#		7B	†	RDI1LT0	BB	RW		FB	+
DCC13DR0	3C	#		7C	1	RDI1LT1	BC	RW	IDACR_D	FC	RW
DCC13DR1	3D	W		7D	†	RDI1RO0	BD	RW	IDACL_D	FD	RW
DCC13DR2	3E	RW		7E	†	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCC13CR0	3F	#		7F	1	RDI1DSM	BF	RW	CPU_SCR0	FF	#
Blank fields are Re		l l		1	1	# Access is hit spec		1			1

Blank fields are Reserved and must not be accessed.

Access is bit specific.



DC Electrical Characteristics

DC Chip Level Specifications

Table 9 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 9. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage A-grade devices E-grade devices	3.0 4.75	_ _	5.25 5.25	V	See Table 15 on page 19
I _{DD}	Supply current A-grade devices, $3.0 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	4	7	mA	CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, Analog blocks
	A-grade devices, $4.75 \text{ V} \le \text{V}_{\text{DD}} \le 5.25 \text{ V}$	-	7	12	mA	disabled
	E-grade devices	ı	8	15	mA	
I_{SB}	Sleep (mode) current A-grade devices, 3.0 V ≤ V _{DD} ≤ 3.6 V	-	3	12	μА	Everything disabled except ILO, POR, LVD, Sleep Timer, and WDT circuits
	A-grade devices, 4.75 V \leq V _{DD} \leq 5.25 V	-	4	25	μА	
	E-grade devices	_	4	25	μΑ	
I _{SBXTL}	Sleep (mode) current with ECO A-grade devices, 3.0 V ≤ V _{DD} ≤ 3.6 V	_	4	13	μА	Everything disabled except ECO, POR, LVD, Sleep Timer, and WDT circuits
	A-grade devices, 4.75 V \leq V _{DD} \leq 5.25 V	_	5	26	μА	onound
	E-grade devices	_	5	26	μΑ	
V _{REF}	Reference voltage (Bandgap)	1.275	1.30	1.325	V	Trimmed for appropriate V_{DD} setting.

Document Number: 001-55397 Rev. *M Page 15 of 49

DC GPIO Specifications

Table 10 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 10. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin
V _{OH}	High output level	V _{DD} – 1.0	-	-	V	I_{OH} = 10 mA, V_{DD} = 4.75 to 5.25 V (80 mA maximum combined I_{OH} budget)
V _{OL}	Low output level	1	-	0.75	V	I_{OL} = 25 mA, V_{DD} = 4.75 to 5.25 V (100 mA maximum combined I_{OL} budget)
		-	_	0.65	V	$I_{OL} = 5 \text{ mA}, V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$
I _{OH}	High-level source current	10	-	_	mA	$V_{OH} \ge V_{DD} - 1.0 \text{ V}$, see the limitations of the total current in the note for V_{OH} .
I _{OL}	Low-level sink current	25	-	_	mA	$V_{OL} \le 0.75$ V, see the limitations of the total current in the note for V_{OL} .
V _{IL}	Input low level	-	_	0.8	V	
V _{IH}	Input high level	2.1	-		V	
V _H	Input hysteresis	-	60	-	mV	
I _{IL}	Input leakage (absolute value)	-	1	_	nA	Gross tested to 1 μA
C _{IN}	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. T _A = 25 °C
C _{OUT}	Capacitive load on pins as output	ı	3.5	10	pF	Package and pin dependent. T _A = 25 °C



DC Operational Amplifier Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25°C, unless specified otherwise, and are for design guidance only.

Table 11. DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value)	-	2.5	15	mV	
I _{SOA}	Supply current (absolute value) A-grade devices E-grade devices	- -	_ _	30 35	μA μA	
TCV _{OSOA}	Average input offset voltage drift	_	10	-	μV/°C	
I _{EBOA} ^[7]	Input leakage current (Port 0 analog pins)	_	200	_	pA	Gross tested to 1 μA
C _{INOA}	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C
V _{CMOA}	Common mode voltage range	0.5	_	V _{DD} – 1	V	

DC IDAC Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 12. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC _{GAIN}	IDAC gain	-	75.4	218	nA/bit	IDAC gain at 1x current gain
		-	335	693	nA/bit	IDAC gain at 4x current gain
		_	1160	2410	nA/bit	IDAC gain at 16x current gain
		_	2340	5700	nA/bit	IDAC gain at 32x current gain
	Monotonicity	No	_	_	-	IDAC gain is non-monotonous at step intervals of (0x10)
IDAC _{GAIN_VAR}	IDAC gain variation over temperature –40 °C to 85 °C	_	3.22	_	nA	at 1x current gain
		_	18.1	_	nA	at 4x current gain
		_	59.9	_	nA	at 16x current gain
		_	120	_	nA	at 32x current gain
I _{IDAC}	IDAC current at maximum code	_	19.2	_	μΑ	at 1x current gain
	(0xFF)	_	85.4	_	μΑ	at 4x current gain
		_	295	_	μΑ	at 16x current gain
		-	596	_	μA	at 32x current gain

Note

Document Number: 001-55397 Rev. *M Page 17 of 49

^{7.} Atypical behavior: IEBOA of Port 0 Pin 0 is below 1 nA at 25 °C; 50 nA over temperature. Use Port 0 Pins 1 – 7 for the lowest leakage of 200 nA.

DC Programming Specifications

Table 16 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 16. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DDP}	V _{DD} for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V_{DDLV}	Low V _{DD} for verify A-grade devices E-grade devices	3.0 4.7	3.1 4.8	3.2 4.9	V	This specification applies to the functional requirements of external programmer tools
V _{DDHV}	High V _{DD} for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V _{DDIWRITE}	Supply voltage for flash write operation A-grade devices E-grade devices	3.0 4.75		5.25 5.25	V	This specification applies to this device when it is executing internal flash writes
I _{DDP}	Supply current during programming or verify	-	5	25	mA	
V _{ILP}	Input low voltage during programming or verify	-	_	0.8	V	
V _{IHP}	Input high voltage during programming or verify	2.2	_	_	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	_	_	0.2	mA	Driving internal pull-down resistor
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	_	_	1.5	mA	Driving internal pull-down resistor
V _{OLV}	Output low voltage during programming or verify	-	_	0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	_	V _{DD}	V	
Flash _{ENPB}	Flash endurance (per block) [8, 9] A-grade devices E-grade devices	1,000 100	_ _		-	Erase/write cycles per block
Flash _{ENT}	Flash endurance (total) [9, 10] CY8C21x45 A-grade devices CY8C22x45 A-grade devices CY8C21x45 E-grade devices CY8C22x45 E-grade devices	128,000 256,000 12,800 25,600	- - - -	- - - -	- - - -	Erase/write cycles
Flash _{DR}	Flash data retention ^[9] A-grade devices E-grade devices	10 10	- -	_ _	Years Years	

Notes

Document Number: 001-55397 Rev. *M

^{8.} The erase/write cycle limit per block (Flash_{ENPB}) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V

^{9.} For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

^{10.} The maximum total number of allowed erase/write cycles is the minimum Flash_{ENPB} value multiplied by the number of flash blocks in the device.



AC Electrical Characteristics

AC Chip Level Specifications

The following tables list the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 17. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal main oscillator frequency for 24 MHz A-grade devices,	22.8	24	25.2 ^[11]	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 7 on page 14.
	$4.75 \text{ V} \le \text{V}_{\text{DD}} \le 5.25 \text{ V}$ A-grade devices, $3.0 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	22.5	24	25.5 ^[11]	MHz	
	E-grade devices	22.3	24	25.7 ^[11]	MHz	
F _{IMO6}	Internal main oscillator frequency for 6 MHz A-grade devices E-grade devices	5.5 5.5	6 6	6.5 ^[11] 6.5 ^[11]	MHz MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 7 on page 14.
F _{CPU1}	CPU frequency (5 V V _{DD} operation)					SLIMO mode = 0.
	A-grade devices E-grade devices	0.089 0.089	_ _	25.2 ^[11] 12.6 ^[11]	MHz MHz	
F _{CPU2}	CPU frequency (3.3 V V _{DD} operation)	0.089	_	12.6 ^[11]	MHz	A-grade devices only. SLIMO mode = 0.
F _{BLK5}	Digital PSoC block frequency (5 V V _{DD} operation) A-grade devices E-grade devices	0	48 24	50.4 [11, 12] 25.2 [11, 12]	MHz MHz	Refer to Table 20 on page 24.
F _{BLK33}	Digital PSoC block frequency (3.3 V V _{DD} operation)	0	24	24.6 ^[11]	MHz	A-grade devices only
F _{32K1}	ILO frequency	15	32	75	kHz	This specification applies when the ILO has been trimmed.
F _{32KU}	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the M8C processor starts to execute, the ILO is not trimmed.
t _{XRST}	External reset pulse width	10	-	_	μs	
DC24M	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Fout48M	48 MHz output frequency	45.6	48.0	50.4 ^[11]	MHz	
F _{MAX}	Maximum frequency of signal on row input or row output	-	-	12.6	MHz	
SR _{POWERUP}	Power supply slew rate	-	-	250	V/ms	V _{DD} slew rate during power-up.
t _{POWERUP}	Time between end of POR state and CPU code execution	-	16	100	ms	Power-up from 0 V.

Notes

^{11.} Accuracy derived from IMO with appropriate trim for V_{DD} range12. Refer to the individual user module data sheets for information on maximum frequencies for user modules.



AC GPIO Specifications

Table 18 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 18. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	-	12.6	MHz	Normal strong mode
^t RISEF	Rise time, normal strong mode, Cload = 50 pF A-grade devices E-grade devices	3 3	_ _	18 24	ns ns	Refer to Figure 8
t _{FALLF}	Fall time, normal strong mode, Cload = 50 pF A-grade devices E-grade devices	2 2	_ _	18 28	ns ns	Refer to Figure 8
t _{RISES}	Rise time, slow strong mode, Cload = 50 pF A-grade devices E-grade devices	7 7	27 32	_ _	ns ns	Refer to Figure 8
t _{FALLS}	Fall time, slow strong mode, Cload = 50 pF A-grade devices E-grade devices	7 7	22 28	_ _	ns ns	Refer to Figure 8

90%

GPIO
Pin
Output
Voltage

10%

tRISEE

t_{RISES}

Figure 8. GPIO Timing Diagram

AC Operational Amplifier Specifications

Table 19 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

 t_{FALLF}

t_{FALLS}

Table 19. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{COMP}	Comparator mode response time, 50 mV	_	_	100	ns	

Document Number: 001-55397 Rev. *M Page 23 of 49

Table 20. AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Units	Notes	
Transmitter	Input Clock Frequency	out Clock Frequency					
	V _{DD} ≥ 4.75 V, 2 Stop Bits	_	_	50.4 ^[15]	MHz	clock frequency divided by 8.	
	V _{DD} ≥ 4.75 V, 1 Stop Bit	_	_	25.2 ^[15]	MHz		
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz		
Receiver	Input Clock Frequency	The baud rate is equal to the input					
	V _{DD} ≥ 4.75 V, 2 Stop Bits	_	_	50.4 ^[15]	MHz	clock frequency divided by 8.	
	V _{DD} ≥ 4.75 V, 1 Stop Bit	_	_	25.2 ^[15]	MHz		
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz		

Note

15. Accuracy derived from IMO with appropriate trim for $V_{\mbox{\scriptsize DD}}$ range.



AC Programming Specifications

Table 23 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 23. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RSCLK}	Rise time of SCLK	1	_	20	ns	
t _{FSCLK}	Fall time of SCLK	1	_	20	ns	
t _{SSCLK}	Data setup time to falling edge of SCLK	40	-	_	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
F _{SCLK3}	Frequency of SCLK	0	-	6	MHz	$V_{DD} \le 3.6 \text{ V}$
t _{ERASEB}	Flash erase time (block)	_	10	40 ^[16]	ms	
t _{WRITE}	Flash block write time	_	40	160 ^[16]	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	_	-	55	ns	V _{DD} > 3.6 V, 30 pF load
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	_	65	ns	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 30 \text{ pF load}$
t _{PRGH}	Total flash block program time (t _{ERASEB} + t _{WRITE}), hot	_	_	100 ^[16]	ms	T _J ≥ 0 °C
t _{PRGC}	Total flash block program time (t _{ERASEB} + t _{WRITE}), cold	-	_	200 ^[16]	ms	T _J < 0 °C

Note

Document Number: 001-55397 Rev. *M Page 27 of 49

^{16.} For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.



Development Tool Selection

This section presents the development tools available for the automotive CY8C21x45 and CY8C22x45 families.

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- 28-pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started guide
- Development kit registration form

CY3280-22X45 Universal CapSense Controller Board

The CY3280-22X45 controller board is an additional controller board for the CY3280-BK1 Universal CapSense Controller Kit. The Universal CapSense Controller kit is designed for easy prototyping and debug of CapSense designs with pre-defined control circuitry and plug-in hardware. The CY3280-22X45 kit contains no plug-in hardware. Therefore, it is only usable if plug-in hardware is purchased as part of the CY3280-BK1 kit or other separate kits. The kit includes:

- CY3280-22X45 universal CapSense controller board
- CY3280-22X45 universal CapSense controller board CD
- DC power supply
- Printed documentation

CY3280-CPM1 CapSensePlus Module

The CY3280-CPM1 CapSensePlus Module is a plug-in module board for the CY3280-22X45 CapSense controller board kit. This plug-in module has no capacitive sensors on it. Instead, it has other general circuitry (such as a seven-segment display, potentiometer, LEDs, buttons, thermistor) that can be used to develop applications that require capacitive sensing along with other additional functionality. To use this kit, a CY3280-22X45 kit is required.

Evaluation Tools

All evaluation tools can be purchased from the Cypress online store. The online store also has the most up-to-date information on kit contents, descriptions, and availability.

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-pin CY8C29466-24PXI PDIP PSoC device sample (two)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable



Ordering Information

The following table lists the key package features and ordering codes of the automotive CY8C21x45 and CY8C22x45 device families.

Table 26. PSoC Device Family Key Features and Ordering Information

Table 20. F30C Device										
Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-pin (210-Mil) SSOP	CY8C21345-24PVXA	8 K	512	–40 °C to +85 °C	4	6	24	24	0	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C21345-24PVXAT	8 K	512	-40 °C to +85 °C	4	6	24	24	0	Yes
28-pin (210-Mil) SSOP	CY8C21345-12PVXE	8 K	512	–40 °C to +125 °C	4	6	24	24	0	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C21345-12PVXET	8 K	512	-40 °C to +125 °C	4	6	24	24	0	Yes
28-pin (210-Mil) SSOP	CY8C22345-24PVXA	16 K	1 K	–40 °C to +85 °C	8	6	24	24	0	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C22345-24PVXAT	16 K	1 K	-40 °C to +85 °C	8	6	24	24	0	Yes
28-pin (210-Mil) SSOP	CY8C22345H-24PVXA	16 K	1 K	–40 °C to +85 °C	8	6	24	24	0	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C22345H-24PVXAT	16 K	1 K	-40 °C to +85 °C	8	6	24	24	0	Yes
28-pin (210-Mil) SSOP	CY8C22345-12PVXE	16 K	1 K	–40 °C to +125 °C	8	6	24	24	0	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C22345-12PVXET	16 K	1 K	-40 °C to +125 °C	8	6	24	24	0	Yes
48-pin (300-Mil) SSOP	CY8C21645-24PVXA	8 K	512	–40 °C to +85 °C	4	6	38	38	0	Yes
48-pin (300-Mil) SSOP (Tape and Reel)	CY8C21645-24PVXAT	8 K	512	-40 °C to +85 °C	4	6	38	38	0	Yes
48-pin (300-Mil) SSOP	CY8C21645-12PVXE	8 K	512	–40 °C to +125 °C	4	6	38	38	0	Yes
48-pin (300-Mil) SSOP (Tape and Reel)	CY8C21645-12PVXET	8 K	512	-40 °C to +125 °C	4	6	38	38	0	Yes
48-pin (300-Mil) SSOP	CY8C22645-24PVXA	16 K	1 K	–40 °C to +85 °C	8	6	38	38	0	Yes
48-pin (300-Mil) SSOP (Tape and Reel)	CY8C22645-24PVXAT	16 K	1 K	-40 °C to +85 °C	8	6	38	38	0	Yes
48-pin (300-Mil) SSOP	CY8C22645-12PVXE	16 K	1 K	-40 °C to +125 °C	8	6	38	38	0	Yes
48-pin (300-Mil) SSOP (Tape and Reel)	CY8C22645-12PVXET	16 K	1 K	-40 °C to +125 °C	8	6	38	38	0	Yes

Document Number: 001-55397 Rev. *M Page 31 of 49




Packaging Information

This section provides the packaging specifications for the automotive CY8C21x45 and CY8C22x45 PSoC devices. The thermal impedances for each package and the typical package capacitance on crystal pins are given.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.

Package Dimensions

Figure 10. 28-pin SSOP (210 Mils) Package Outline, 51-85079




Document Number: 001-55397 Rev. *M



Packaging Information (continued)

Figure 11. 48-pin SSOP (300 Mils) Package Outline, 51-85061



Thermal Impedances

Table 27. Thermal Impedances per Package

Package	Typical θ _{JA} ^[22]
28-pin SSOP	97.6 °C/W
48-pin SSOP	69 °C/W

Capacitance on Crystal Pins

Table 28. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28-pin SSOP	2.8 pF
48-pin SSOP	3.3 pF

Solder Reflow Specifications

Table 29 shows the solder reflow temperature limits that must not be exceeded.

Table 29. Solder Reflow Specifications


Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C – 5 °C		
28-pin SSOP	260 °C	30 seconds		
48-pin SSOP	260 °C	30 seconds		

Note $22.T_J = T_A + POWER \times \theta_{JA}$



Figure 13. 48-pin SSOP (300 Mils) Carrier Tape, 51-51104

- 1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
- CAMBER IN COMPLIANCE WITH EIA 481
 POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE



51-51104 *E

Table 30. Tape and Reel Specifications

Package	Cover Tape Width (mm)	Hub Size (inches)	Minimum Leading Empty Pockets	Minimum Trailing Empty Pockets	Standard Full Reel Quantity
28-pin SSOP	13.3	7	42	25	1000
48-pin SSOP	25.5	4	32	19	1000

Document Number: 001-55397 Rev. *M Page 36 of 49



Document Conventions

Units of Measure

Table 32 lists the units of measure that are used in this document.

Table 32. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
kB	1024 bytes	ms	millisecond
°C	degree Celsius	mV	millivolt
kHz	kilohertz	nA	nanoampere
kΩ	kilohm	ns	nanosecond
LSbit	least-significant bit	W	ohm
MHz	megahertz	%	percent
μΑ	microampere	pF	picofarad
μs	microsecond	ps	picosecond
μV	microvolt	pA	picoampere
mA	milliampere	V	volt
mm	millimeter	W	watt

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

Glossary

active high

- 1. A logic signal having its asserted state as the logic 1 state.
- 2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.

API (Application Programming Interface) A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap reference A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.



Glossary (continued)

external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

flash

An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power

is off.

Flash block

The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.

frequency

The number of cycles or events per unit of time, for a periodic function.

gain

The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.

I²C

A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE

The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt

A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter

- 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
- 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect (LVD) A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls below a selected threshold.

M8C

An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.

master device

A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the slave device.

microcontroller

An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.

mixed-signal

The reference to a circuit containing both analog and digital techniques and components.

Document Number: 001-55397 Rev. *M



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.