

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 3x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c22345-24pvxat

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# CY8C21345/CY8C21645 CY8C22345/CY8C22345H/CY8C22645

# Contents

PSoC Functional Overview	3
PSoC Core	3
Digital System	3
Analog System	4
Haptics TS2000 Controller	4
Additional System Resources	5
PSoC Device Characteristics	5
Getting Started	6
Application Notes	6
Development Kits	6
Training	6
CYPros Consultants	6
Solutions Library	6
Technical Support	6
Development Tools	6
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	7
Select User Modules	7
Configure User Modules	7
Organize and Connect	7
Generate, Verify, and Debug	7
Pinouts	8
28-pin Part Pinout	8
48-pin Part Pinout	9
Registers	10
Register Conventions	10
Register Mapping Tables	10
Absolute Maximum Ratings	13
Operating Temperature	13
Electrical Specifications	14
DC Electrical Characteristics	15
AC Electrical Characteristics	21

Development Tool Selection	29
Software	
Development Kits	29
Evaluation Tools	29
Device Programmers	30
Accessories (Emulation and Programming)	30
Ordering Information	31
Ordering Code Definitions	32
Packaging Information	33
Package Dimensions	33
Thermal Impedances	34
Capacitance on Crystal Pins	34
Solder Reflow Specifications	34
Tape and Reel Information	35
Tube Information	37
Acronyms	39
Reference Documents	39
Document Conventions	40
Units of Measure	40
Numeric Conventions	40
Glossary	40
Errata	45
Part Numbers Affected	45
CY8C21x45, CY8C22x45 Qualification Status	45
Errata Summary	45
Document History Page	47
Sales, Solutions, and Legal Information	49
Worldwide Sales and Design Support	49
Products	49
PSoC® Solutions	49
Cypress Developer Community	49
Technical Support	49



**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.

# **Designing with PSoC Designer**

The development process for the PSoC<sup>®</sup> device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

## **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



## DC GPIO Specifications

Table 10 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 10. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 1.0	_	_	V	$I_{OH}$ = 10 mA, $V_{DD}$ = 4.75 to 5.25 V (80 mA maximum combined $I_{OH}$ budget)
V <sub>OL</sub>	Low output level	-	_	0.75	V	$I_{OL}$ = 25 mA, $V_{DD}$ = 4.75 to 5.25 V (100 mA maximum combined $I_{OL}$ budget)
		_	-	0.65	V	$I_{OL}$ = 5 mA, $V_{DD}$ = 3.0 to 3.6 V
I <sub>ОН</sub>	High-level source current	10	_	-	mA	$V_{OH} \ge V_{DD} - 1.0 \text{ V}$ , see the limitations of the total current in the note for $V_{OH}$ .
I <sub>OL</sub>	Low-level sink current	25	_	_	mA	$V_{OL} \le 0.75$ V, see the limitations of the total current in the note for $V_{OL}$ .
V <sub>IL</sub>	Input low level	_	-	0.8	V	
V <sub>IH</sub>	Input high level	2.1	_		V	
V <sub>H</sub>	Input hysteresis	_	60	_	mV	
IIL	Input leakage (absolute value)	_	1	-	nA	Gross tested to 1 µA
C <sub>IN</sub>	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. T <sub>A</sub> = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. $T_A = 25 \text{ °C}$



#### DC Operational Amplifier Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25°C, unless specified otherwise, and are for design guidance only.

#### Table 11. DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
I <sub>SOA</sub>	Supply current (absolute value) A-grade devices E-grade devices	-		30 35	μA μA	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	10	-	μV/°C	
I <sub>EBOA</sub> <sup>[7]</sup>	Input leakage current (Port 0 analog pins)	_	200	-	pА	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. T <sub>A</sub> = 25 °C
V <sub>CMOA</sub>	Common mode voltage range	0.5	_	V <sub>DD</sub> – 1	V	

#### DC IDAC Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 12. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC <sub>GAIN</sub>	IDAC gain	-	75.4	218	nA/bit	IDAC gain at 1x current gain
		-	335	693	nA/bit	IDAC gain at 4x current gain
		-	1160	2410	nA/bit	IDAC gain at 16x current gain
		-	2340	5700	nA/bit	IDAC gain at 32x current gain
	Monotonicity	No	-	-	-	IDAC gain is non-monotonous at step intervals of (0x10)
IDAC <sub>GAIN_VAR</sub>	IDAC gain variation over temperature –40 °C to 85 °C	-	3.22	-	nA	at 1x current gain
		-	18.1	-	nA	at 4x current gain
		-	59.9	-	nA	at 16x current gain
		-	120	-	nA	at 32x current gain
I <sub>IDAC</sub>	IDAC current at maximum code (0xFF)	-	19.2	-	μA	at 1x current gain
		-	85.4	-	μA	at 4x current gain
		-	295	-	μA	at 16x current gain
		_	596	_	μA	at 32x current gain

Note

7. Atypical behavior: IEBOA of Port 0 Pin 0 is below 1 nA at 25 °C; 50 nA over temperature. Use Port 0 Pins 1 – 7 for the lowest leakage of 200 nA.



#### DC SAR10 ADC Specifications

Table 13 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 13. DC SAR10 ADC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>ADCREF</sub>	Reference voltage at pin P2[5] when configured as ADC reference voltage	3.0	_	5.25	V	When $V_{REF}$ is buffered inside ADC, the voltage level at P2[5] (when configured as ADC reference voltage) must be always maintained to be at least 300 mV less than the chip supply voltage level on $V_{DD}$ pin. ( $V_{ADCREF} < V_{DD}$ )
IADCREF	Current into P2[5] when configured as ADC V <sub>REF</sub>	-	-	100	μA	Disables the internal voltage reference buffer
INL <sub>ADC</sub>	Integral nonlinearity A-grade devices E-grade devices	3.0 5.0		3.0 5.0	LSbit LSbit	10-bit resolution
DNL <sub>ADC</sub>	Differential nonlinearity A-grade devices E-grade devices	-1.5 -4.0		1.5 4.0	LSbit LSbit	10-bit resolution

#### DC Analog Mux Bus Specifications

Table 14 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 14. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>SW</sub>	Switch resistance to common analog bus	_	-	400	Ω	
R <sub>GND</sub>	Resistance of initialization switch to GND	-	-	800	Ω	



#### DC Programming Specifications

Table 16 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 16. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify A-grade devices E-grade devices	3.0 4.7	3.1 4.8	3.2 4.9	V V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation A-grade devices E-grade devices	3.0 4.75		5.25 5.25	V V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	-	5	25	mA	
V <sub>ILP</sub>	Input low voltage during programming or verify	-	-	0.8	V	
V <sub>IHP</sub>	Input high voltage during programming or verify	2.2	-	-	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Ι	-	0.2	mA	Driving internal pull-down resistor
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	_	_	1.5	mA	Driving internal pull-down resistor
V <sub>OLV</sub>	Output low voltage during programming or verify	-	-	0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	-	V <sub>DD</sub>	V	
Flash <sub>ENPB</sub>	Flash endurance (per block) <sup>[8, 9]</sup> A-grade devices E-grade devices	1,000 100			-	Erase/write cycles per block
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[9, 10]</sup> CY8C21x45 A-grade devices CY8C22x45 A-grade devices CY8C21x45 E-grade devices CY8C22x45 E-grade devices	128,000 256,000 12,800 25,600		- - - -	_ _ _	Erase/write cycles
Flash <sub>DR</sub>	Flash data retention <sup>[9]</sup> A-grade devices E-grade devices	10 10			Years Years	

Notes

The erase/write cycle limit per block (Flash<sub>ENPB</sub>) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.

9. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

10. The maximum total number of allowed erase/write cycles is the minimum Flash ENPB value multiplied by the number of flash blocks in the device.



# Table 17. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>JIT_IMO</sub> <sup>[13]</sup>	24 MHz IMO cycle-to-cycle jitter (RMS)	-	200	700	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	900	ps	N = 32
	24 MHz IMO period jitter (RMS)	_	100	400	ps	
t <sub>JIT_PLL</sub> <sup>[13]</sup>	PLL cycle-to-cycle jitter (RMS)	_	200	800	ps	
	PLL long term N cycle-to-cycle jitter (RMS)	-	300	1200	ps	N = 32
	PLL period jitter (RMS)	-	100	700	ps	

Note

13. Refer to Cypress Jitter Specifications document, Understanding Datasheet Jitter Specifications for Cypress Timing Products for more information.



#### AC GPIO Specifications

Table 18 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 18. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	-	12.6	MHz	Normal strong mode
t <sub>RISEF</sub>	Rise time, normal strong mode, Cload = 50 pF					Refer to Figure 8
	A-grade devices	3	_	18	ns	
	E-grade devices	3	-	24	ns	
t <sub>FALLF</sub>	Fall time, normal strong mode, Cload = 50 pF					Refer to Figure 8
	A-grade devices	2	-	18	ns	
	E-grade devices	2	-	28	ns	
t <sub>RISES</sub>	Rise time, slow strong mode, Cload = 50 pF					Refer to Figure 8
	A-grade devices	7	27	-	ns	
	E-grade devices	7	32	-	ns	
t <sub>FALLS</sub>	Fall time, slow strong mode,					Refer to Figure 8
	A-grade devices	7	22	_	ns	
	E-grade devices	7	28	-	ns	

#### Figure 8. GPIO Timing Diagram



#### AC Operational Amplifier Specifications

Table 19 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

#### Table 19. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Мах	Units	Notes
<sup>t</sup> COMP	Comparator mode response time, 50 mV	-	_	100	ns	



#### AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Function	Description	Min	Тур	Max	Units	Notes
All functions	Block Input Clock Frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
Timer	Input Clock Frequency					
	No Capture, $V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	
	No Capture, V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
	With Capture	I	-	25.2 <sup>[15]</sup>	MHz	
	Capture Pulse Width	50 <sup>[14]</sup>	-	-	ns	
Counter	Input Clock Frequency					
	No Enable Input, $V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	
	No Enable Input, $V_{DD}$ < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
	With Enable Input	-	-	25.2 <sup>[15]</sup>	MHz	
	Enable Input Pulse Width	50 <sup>[14]</sup>	-	-	ns	
Dead Band	Kill Pulse Width					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50 <sup>[14]</sup>	-	-	ns	
	Disable Mode	50 <sup>[14]</sup>	-	-	ns	
	Input Clock Frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
CRCPRS	Input Clock Frequency			-	1	
(PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
CRCPRS (CRC Mode)	Input Clock Frequency	-	-	25.2 <sup>[15]</sup>	MHz	
SPIM	Input Clock Frequency	-	_	8.4 <sup>[15]</sup>	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input Clock (SCLK) Frequency	_	-	4.2 <sup>[15]</sup>	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_Negated Between Transmissions	50 <sup>[14]</sup>	-	_	ns	

#### Table 20. AC Digital Block Specifications

Note

14.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



### Table 20. AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Units	Notes
Transmitter	Input Clock Frequency					The baud rate is equal to the input
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ Stop Bits}$	-	-	50.4 <sup>[15]</sup>	MHz	clock frequency divided by 8.
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ Stop Bit}$		-	25.2 <sup>[15]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	_	-	25.2 <sup>[15]</sup>	MHz	
Receiver	Input Clock Frequency					The baud rate is equal to the input
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ Stop Bits}$	-	-	50.4 <sup>[15]</sup>	MHz	clock frequency divided by 8.
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ Stop Bit}$	-	-	25.2 <sup>[15]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	

15. Accuracy derived from IMO with appropriate trim for  $V_{\mbox{\scriptsize DD}}$  range.



#### AC Programming Specifications

Table 23 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Description	Min	Тур	Max	Units	Notes
Rise time of SCLK	1	-	20	ns	
Fall time of SCLK	1	-	20	ns	
Data setup time to falling edge of SCLK	40	-	-	ns	
Data hold time from falling edge of SCLK	40	-	-	ns	
Frequency of SCLK	0	-	8	MHz	
Frequency of SCLK	0	-	6	MHz	$V_{DD} \le 3.6 \text{ V}$
Flash erase time (block)	-	10	40 <sup>[16]</sup>	ms	
Flash block write time	-	40	160 <sup>[16]</sup>	ms	
Data out delay from falling edge of SCLK	-	-	55	ns	V <sub>DD</sub> > 3.6 V, 30 pF load
Data out delay from falling edge of SCLK	-	-	65	ns	3.0 V $\leq$ V_{DD} $\leq$ 3.6 V, 30 pF load
Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), hot	_	_	100 <sup>[16]</sup>	ms	$T_{J} \ge 0 \ ^{\circ}C$
Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), cold	_	_	200 <sup>[16]</sup>	ms	T <sub>J</sub> < 0 °C
	DescriptionRise time of SCLKFall time of SCLKData setup time to falling edge of SCLKData hold time from falling edge of SCLKFrequency of SCLKFrequency of SCLKFlash erase time (block)Flash block write timeData out delay from falling edge of SCLKData out delay from falling edge 	DescriptionMinRise time of SCLK1Fall time of SCLK1Data setup time to falling edge of SCLK40Data hold time from falling edge of SCLK40Frequency of SCLK0Frequency of SCLK0Flash erase time (block)-Flash block write time-Data out delay from falling edge of SCLK-Data out delay from falling edge of SCLK-Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), hot-Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), cold-	DescriptionMinTypRise time of SCLK1-Fall time of SCLK1-Data setup time to falling edge of SCLK40-Data hold time from falling edge of SCLK40-Frequency of SCLK0-Frequency of SCLK0-Flash erase time (block)-10Flash block write time-40Data out delay from falling edge of SCLKData out delay from falling edge of SCLKTotal flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), hotTotal flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), cold	DescriptionMinTypMaxRise time of SCLK1-20Fall time of SCLK1-20Data setup time to falling edge of SCLK40Data hold time from falling edge of SCLK40Data hold time from falling edge of SCLK0-8Frequency of SCLK0-6Flash erase time (block)-1040 [16]Flash erase time (block)-10160 [16]Data out delay from falling edge of SCLK55Data out delay from falling edge of SCLK65Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), hot100 [16]Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), cold200 [16]	DescriptionMinTypMaxUnitsRise time of SCLK1-20nsFall time of SCLK1-20nsData setup time to falling edge of SCLK40nsData hold time from falling edge of SCLK40nsData hold time from falling edge of SCLK40nsFrequency of SCLK0-8MHzFrequency of SCLK0-6MHzFlash erase time (block)-1040 [ <sup>16</sup> ]msFlash block write time-40160 [ <sup>16</sup> ]msData out delay from falling edge of SCLK65nsData out delay from falling edge of SCLK65nsTotal flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), hot200 [ <sup>16</sup> ]ms

#### Table 23. AC Programming Specifications

Note

16. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.



# AC I<sup>2</sup>C Specifications

Table 24 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 24. AC Characteristics of the I <sup>2</sup> C SDA and SCL P
--

Symbol	Description	Standar	rd Mode	Fast Mode		Unite
Symbol	Description	Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100 <sup>[17]</sup>	0	400 <sup>[17]</sup>	kHz
<sup>t</sup> HDSTAI2C	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS
t <sub>LOWI2C</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μS
t <sub>HIGHI2C</sub>	HIGH period of the SCL clock	4.0	-	0.6	-	μS
t <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μS
t <sub>HDDATI2C</sub>	Data hold time	0	-	0	-	μS
t <sub>SUDATI2C</sub>	Data setup time	250	-	100 <sup>[18]</sup>	-	ns
t <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	-	0.6	-	μS
t <sub>BUFI2C</sub>	Bus-free time between a STOP and START condition	4.7	-	1.3	-	μS
t <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter	_	-	0	50	ns

## Figure 9. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



Notes

18. A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement  $t_{SUDATI2C} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{rmax} + t_{SUDATI2C} = 1000 + 250 = 1250$  ns (according to the standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released.

<sup>17.</sup> F<sub>SCLI2C</sub> is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F<sub>SCLI2C</sub> specification adjusts accordingly.



# **Development Tool Selection**

This section presents the development tools available for the automotive CY8C21x45 and CY8C22x45 families.

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

#### **Development Kits**

All development kits can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- 28-pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started guide
- Development kit registration form

#### CY3280-22X45 Universal CapSense Controller Board

The CY3280-22X45 controller board is an additional controller board for the CY3280-BK1 Universal CapSense Controller Kit. The Universal CapSense Controller kit is designed for easy prototyping and debug of CapSense designs with pre-defined control circuitry and plug-in hardware. The CY3280-22X45 kit contains no plug-in hardware. Therefore, it is only usable if plug-in hardware is purchased as part of the CY3280-BK1 kit or other separate kits. The kit includes:

- CY3280-22X45 universal CapSense controller board
- CY3280-22X45 universal CapSense controller board CD
- DC power supply
- Printed documentation

CY3280-CPM1 CapSensePlus Module

The CY3280-CPM1 CapSensePlus Module is a plug-in module board for the CY3280-22X45 CapSense controller board kit. This plug-in module has no capacitive sensors on it. Instead, it has other general circuitry (such as a seven-segment display, potentiometer, LEDs, buttons, thermistor) that can be used to develop applications that require capacitive sensing along with other additional functionality. To use this kit, a CY3280-22X45 kit is required.

#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress online store. The online store also has the most up-to-date information on kit contents, descriptions, and availability.

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-pin CY8C29466-24PXI PDIP PSoC device sample (two)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable



# CY8C21345/CY8C21645 CY8C22345/CY8C22345H/CY8C22645

# **Tape and Reel Information**



Figure 12. 28-pin SSOP (209 Mils) Carrier Tape, 51-51100

NOTES:

6 Supplier P/N: SSOP28-3 CL3 22B3 Lxx W16

51-51100 \*D



# Figure 13. 48-pin SSOP (300 Mils) Carrier Tape, 51-51104

NOTES:

- 1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
- CAMBER IN COMPLIANCE WITH EIA 481
   POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE



51-51104 \*E

# Table 30. Tape and Reel Specifications

Package	Cover Tape Width (mm)	Hub Size (inches)	Minimum Leading Empty Pockets	Minimum Trailing Empty Pockets	Standard Full Reel Quantity
28-pin SSOP	13.3	7	42	25	1000
48-pin SSOP	25.5	4	32	19	1000



# Glossary (continued)

block	1. A functional unit that performs a single function, such as an oscillator.
	<ol> <li>A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.</li> </ol>
buffer	<ol> <li>A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.</li> </ol>
	2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
bus	1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
	2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows the user to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.
duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.



# **Errata**

This section describes the errata for the CY8C21x45, CY8C22x45 family of PSoC devices. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

# Part Numbers Affected

Part Number	Device Characteristics
CY8C21345	All Variants
CY8C21645	All Variants
CY8C22345	All Variants
CY8C22645	All Variants

## CY8C21x45, CY8C22x45 Qualification Status

Product Status: In Production

### **Errata Summary**

The following table defines the errata applicable for this PSoC family device.

Items	Part Number	Silicon Revision	Fix Status
1. Free Running Nonstop Reading cause 7 LSB Pseudo Code Variation in SAR10ADC	All CY8C21x45, CY8C22x45 devices affected	All	Silicon fix not planned. Use workaround.
2. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes	All CY8C21x45, CY8C22x45 devices affected	All	Silicon fix not planned. Use workaround.

### 1. Free Running Nonstop Reading cause 7 LSB Pseudo Code Variation in SAR10ADC

#### Problem Definition

In free running mode, there can be a variation of up to 7 LSB in the digital output of SAR10 ADC.

### Parameters Affected

Code Variation. This is not a specified parameter.

It is defined as the number of unique output codes generated by the ADC for a given constant input voltage, in addition to the correct code. For example, for an input voltage of 2.000 V, the expected code is 190hex and the ADC generates three codes: 191hex, 190hex, and 192hex. The code variation is 2 LSB.

#### Trigger Condition(S)

SAR10 ADC is configured in the free running mode. When ADC is operated in free running mode, for a constant input voltage output of ADC can have a variation of up to 7LSB. This can be resolved by using the averaging technique or by disabling the free running mode before reading the data and enabling again after reading the data.

#### Scope of Impact

Inaccurate output is possible.

#### Workaround

This issue can be averted by using one or both of the following workarounds. Consult a Cypress representative for additional assistance.

- Use the averaging technique. That is, take multiple samples of the input, and use a digital averaging filter.
- Disable the free running mode before reading data out, and enable the free running mode after completing the read operation.

#### Fix Status

No silicon fix is planned.



#### 2. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

#### Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

#### Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

#### Trigger Condiiton(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the datasheet limit of  $\pm 2.5\%$  when operated beyond the temperature range of 0 to  $\pm 70$  °C.

#### Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

#### Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

#### Fix Status

The cause of this problem and its solution has been identified. No silicon fix is planned to correct the deficiency in silicon.



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2759868	VIVG	09/04/09	New data sheet.
*A	2788690	VIVG	10/20/09	Added 48 SSOP to the marketing part numbers. Corrected the I <sub>SOA</sub> spec in table 13/14. Changed the ThetaJA values based on PE inputs.
*В	2792800	VIVG	10/26/09	Corrected typo in ordering information table (Digital I/O for 48-SSOP devices)
*C	2822630	ВТК	12/07/09	Added CY8C22345H devices and updated Features section and PSoC Functional Overview section to include haptics device information. Updated Features section. Added Contents section. Updated PSoC Functional Overview section. Updated Block Diagram of device. Updated PSoC Device Characteristics table. Updated Pinouts section. Fixed issues with the Register Map tables. Added a figure for SLIMO configuration. Updated footnotes for the DC Programming Specifications table. Corrected V <sub>DDIWRITE</sub> and Flash <sub>ENT</sub> electrical specifications. Updated Ordering Information section. Added Development Tool Selection section. Combined 5 V DC Operational Amplifier Specifications table with 3.3 V DC Operational Amplifier Specifications table. Updated all AC specifications to conform to 5% IMO accuracy and 8.33% SLIMO accuracy. Split up electrical specifications for A-grade and E-grade devices in the Absolute Maximum Ratings, Operating Temperature, DC Chip Level Specifications, DC Programming Specifications, and AC Chip-Level Specifications tables. Added Solder Reflow Peak Temperature table. Added T <sub>PRGH</sub> , T <sub>PRGC</sub> , I <sub>OL</sub> , I <sub>OH</sub> , F <sub>32KU</sub> , DC <sub>ILO</sub> , and T <sub>POWERUP</sub> electrical specifications. Added maximum values and updated typical values for T <sub>ERASEB</sub> and T <sub>WRITE</sub> electrical specifications. Replaced T <sub>RAMP</sub> electrical specification with SR <sub>POWERUP</sub> electrical specification.
*D	2905459	NJF	04/06/10	Updated Cypress website links Added T <sub>BAKETEMP</sub> , T <sub>BAKETIME</sub> , and Fout48M electrical specifications Removed sections 'Third Party Tools' 'Build a PSoC Emulator into your Board Updated package diagrams Updated Ordering Information table Updated Solder Reflow Peak Temperature specifications. Updated the Getting Started and Designing with PSoC Designer sections. Converted data sheet from Preliminary to Final Deleted 5% oscillator accuracy reference in the Features section. Deleted reference to a specific SAR10 ADC sample rate in the Analog System section. Updated the following Electrical Specifications: I <sub>DD</sub> , I <sub>SB</sub> , I <sub>SBXTL</sub> , V <sub>REF</sub> , V <sub>CMOA</sub> , I <sub>ADCREF</sub> , INL <sub>ADC</sub> , DNL <sub>ADC</sub> , V <sub>PPOR2</sub> , Flash <sub>DR</sub> , F <sub>IMO24</sub> , T <sub>RiseF</sub> , T <sub>FallF</sub> , T <sub>RiseS</sub> , T <sub>FallS</sub> . Deleted the SPS <sub>ADC</sub> electrical specification, the DC Low Power Comparator Specifications, the AC Low Power Comparator Specifications, and the AC Analog Mux Bus Specifications.
*E	2915673	VIVG	04/16/10	Post to external web
*F	2991841	BTK	07/23/10	Added a clarifying note to the V <sub>PPOR1</sub> electrical specification. Added CY8C22345-12PVXE(T) devices. Moved Document Conventions to the end of the document.
*G	3037161	BTK	09/23/10	Added CY8C21345-12PVXE(T) devices to the Ordering Information section.
*H	3085024	BTK	11/12/10	Added CY8C21645-12PVXE(T), CY8C21645-24PVXA(T), CY8C22645-12PVXE(T), and CY8C22645-24PVXA(T) devices to the Ordering Information section.
*	3200275	BTK	03/18/11	Added tape and reel packaging information.



# Document History Page (continued)

Document System-or Document	Document Title: CY8C21345/CY8C21645/CY8C22345/CY8C22345H/CY8C22645, Automotive PSoC <sup>®</sup> Programmable System-on-Chip™ Document Number: 001-55397						
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*J	3341627	BTK/NJF	08/11/2011	Updated I <sup>2</sup> C timing diagram to improve clarity. Updated wording, formatting, and notes of the AC Digital Block Specifications table to improve clarity. Added $V_{DDP}$ , $V_{DDLV}$ , and $V_{DDHV}$ electrical specifications to give more infor- mation for programming the device. Updated solder reflow temperature specifications to give more clarity. Updated the jitter specifications. Updated PSoC Device Characteristics table. Updated the F <sub>32KU</sub> electrical specification. Updated note for R <sub>PD</sub> electrical specification. Updated note for the T <sub>STG</sub> electrical specification to add more clarity. Removed CY8C22345H-24PVXA(T) devices from datasheet.			
*К	3732256	MASJ	10/04/2012	Updated Features (Included CY8C22345H device related information). Updated PSoC Functional Overview (Updated Digital System (Changed PWM description string from "8- to 32-bit" to "8- and 16-bit"), added Haptics TS2000 Controller). Updated Development Tool Selection (Updated Accessories (Emulation and Programming) (Updated Table 25)). Updated Electrical Specifications (Updated DC Electrical Characteristics (Updated DC GPIO Specifications (Updated Table 10 (To include the V <sub>OL</sub> specification for V <sub>DD</sub> = 3.0 to 3.6 V condition)))). Updated Ordering Information (Updated part numbers). Updated Packaging Information (Updated Package Dimensions (spec 51-85061 (Changed revision from *D to *F), spec 51-51100 (Changed revision from *B to *C)), updated Tube Information (spec 51-511029, spec 51-51000)).			
*L	4479445	ASRI	08/20/2014	Updated Electrical Specifications: Updated DC Electrical Characteristics: Added DC IDAC Specifications. Updated Packaging Information: Updated Tape and Reel Information: spec 51-51100 – Changed revision from *C to *D. spec 51-51104 – Changed revision from *D to *E. Updated in new template. Completing Sunset Review.			
*M	4513128	ASRI	09/25/2014	Updated Packaging Information: Updated Tube Information: spec 51-51000 – Changed revision from *K to *L. Added Errata.			