



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x24b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f350r

Table of Contents

1. System Overview.....	13
1.1. CIP-51™ Microcontroller.....	19
1.1.1. Fully 8051 Compatible Instruction Set.....	19
1.1.2. Improved Throughput.....	19
1.1.3. Additional Features	19
1.2. On-Chip Debug Circuitry.....	20
1.3. On-Chip Memory.....	21
1.4. 24 or 16-Bit Analog to Digital Converter (ADC0)	22
1.5. Two 8-bit Current-Mode DACs.....	23
1.6. Programmable Comparator	24
1.7. Serial Ports	24
1.8. Port Input/Output.....	25
1.9. Programmable Counter Array	26
2. Absolute Maximum Ratings	27
3. Global DC Electrical Characteristics	28
4. Pinout and Package Definitions.....	29
5. 24 or 16-Bit Analog to Digital Converter (ADC0)	39
5.1. Configuration.....	40
5.1.1. Voltage Reference Selection.....	40
5.1.2. Analog Inputs	40
5.1.2.1. Programmable Gain Amplifier.....	40
5.1.2.2. Input Buffers	40
5.1.3. Modulator Clock	41
5.1.4. Decimation Ratio.....	41
5.2. Calibrating the ADC	42
5.2.1. Internal Calibration	42
5.2.2. System Calibration	42
5.2.3. Calibration Coefficient Storage.....	42
5.3. Performing Conversions	44
5.3.1. Single Conversions	44
5.3.2. Continuous Conversions	44
5.3.3. ADC Output.....	44
5.3.4. Error Conditions	45
5.4. Offset DAC.....	45
5.5. Burnout Current Sources	45
5.6. Analog Multiplexer	57
6. 8-Bit Current Mode DACS (IDA0 and IDA1).....	61
6.1. IDAC Output Scheduling.....	62
6.1.1. Update Output On-Demand	62
6.1.2. Update Output Based on Timer Overflow	62
6.1.3. Update Output Based on CNVSTR Edge.....	62
6.2. IDAC Output Mapping.....	62
6.3. IDAC External Pin Connections	65

C8051F350/1/2/3

7. Voltage Reference	67
8. Temperature Sensor.....	71
9. Comparator0	73
9.1. Comparator0 Inputs and Outputs.....	77
10.CIP-51 Microcontroller	81
10.1.Instruction Set.....	83
10.1.1.Instruction and CPU Timing	83
10.1.2.MOVX Instruction and Program Memory	83
10.2.Register Descriptions	87
10.3.Power Management Modes.....	90
10.3.1.Idle Mode	90
10.3.2.Stop Mode.....	90
11.Memory Organization and SFRs	93
11.1.Program Memory.....	93
11.2.Data Memory	94
11.3.General Purpose Registers	94
11.4.Bit Addressable Locations	94
11.5.Stack	94
11.6.Special Function Registers.....	95
12.Interrupt Handler	99
12.1.MCU Interrupt Sources and Vectors.....	99
12.2.Interrupt Priorities	99
12.3.Interrupt Latency.....	99
12.4.Interrupt Register Descriptions	101
12.5.External Interrupts	105
13.Prefetch Engine	109
14.Reset Sources.....	111
14.1.Power-On Reset	112
14.2.Power-Fail Reset / VDD Monitor	113
14.3.External Reset	114
14.4.Missing Clock Detector Reset	114
14.5.Comparator0 Reset	114
14.6.PCA Watchdog Timer Reset	114
14.7.Flash Error Reset	114
14.8.Software Reset.....	114
15.Flash Memory	117
15.1.Programming The Flash Memory	117
15.1.1.Flash Lock and Key Functions	117
15.1.2.Flash Erase Procedure	117
15.1.3.Flash Write Procedure	118
15.2.Non-volatile Data Storage	119
15.3.Security Options	119
16.External RAM	123
17.Oscillators	125
17.1.Programmable Internal Oscillator	125

Figure 23.12. PCA0MD: PCA Mode Register

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value					
CIDL	WDTE	WDLCK	-	CPS2	CPS1	CPS0	ECF	01000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable SFR Address: 0xD9					
Bit7:	CIDL: PCA Counter/Timer Idle Control. Specifies PCA behavior when CPU is in Idle Mode. 0: PCA continues to function normally while the system controller is in Idle Mode. 1: PCA operation is suspended while the system controller is in Idle Mode.												
Bit6:	WDTE: Watchdog Timer Enable If this bit is set, PCA Module 2 is used as the watchdog timer. 0: Watchdog Timer disabled. 1: PCA Module 2 enabled as Watchdog Timer.												
Bit5:	WDLCK: Watchdog Timer Lock This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset. 0: Watchdog Timer Enable unlocked. 1: Watchdog Timer Enable locked.												
Bit4:	UNUSED. Read = 0b, Write = don't care.												
Bits3-1:	CPS2-CPS0: PCA Counter/Timer Pulse Select. These bits select the timebase source for the PCA counter.												
Timebase													
0	0	0		System clock divided by 12									
0	0	1		System clock divided by 4									
0	1	0		Timer 0 overflow									
0	1	1		High-to-low transitions on ECI (max rate = system clock divided by 4)									
1	0	0		System clock									
1	0	1		External clock divided by 8 [†]									
1	1	0		Reserved									
1	1	1		Reserved									
[†] External oscillator source divided by 8 is synchronized with the system clock.													
Bit0:	ECF: PCA Counter/Timer Overflow Interrupt Enable. This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. 0: Disable the CF interrupt. 1: Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set.												
Note: When the WDTE bit is set to '1', the PCA0MD register cannot be modified. To change the contents of the PCA0MD register, the Watchdog Timer must first be disabled.													