


Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"



Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x24b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-MLP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f351

17.2.External Oscillator Drive Circuit.....	127
17.2.1.Clocking Timers Directly Through the External Oscillator.....	127
17.2.2.External Crystal Example.....	127
17.2.3.External RC Example.....	128
17.2.4.External Capacitor Example.....	128
17.3.Clock Multiplier	130
17.4.System Clock Selection.....	131
18.Port Input/Output.....	133
18.1.Priority Crossbar Decoder	135
18.2.Port I/O Initialization	137
18.3.General Purpose Port I/O	140
19.SMBus	147
19.1.Supporting Documents.....	148
19.2.SMBus Configuration.....	148
19.3.SMBus Operation	149
19.3.1.Arbitration.....	149
19.3.2.Clock Low Extension.....	150
19.3.3.SCL Low Timeout.....	150
19.3.4.SCL High (SMBus Free) Timeout	150
19.4.Using the SMBus.....	151
19.4.1.SMBus Configuration Register.....	152
19.4.2.SMBOCN Control Register	155
19.4.3.Data Register	158
19.5.SMBus Transfer Modes.....	159
19.5.1.Master Transmitter Mode.....	159
19.5.2.Master Receiver Mode.....	160
19.5.3.Slave Receiver Mode.....	161
19.5.4.Slave Transmitter Mode	162
19.6.SMBus Status Decoding.....	163
20.UART0.....	167
20.1.Enhanced Baud Rate Generation.....	168
20.2.Operational Modes	169
20.2.1.8-Bit UART	169
20.2.2.9-Bit UART	170
20.3.Multiprocessor Communications	171
21.Serial Peripheral Interface (SPI0).....	177
21.1.Signal Descriptions.....	178
21.1.1.Master Out, Slave In (MOSI).....	178
21.1.2.Master In, Slave Out (MISO).....	178
21.1.3.Serial Clock (SCK)	178
21.1.4.Slave Select (NSS)	178
21.2.SPI0 Master Mode Operation	179
21.3.SPI0 Slave Mode Operation	181
21.4.SPI0 Interrupt Sources	181
21.5.Serial Clock Timing.....	182

C8051F350/1/2/3

21.6.SPI Special Function Registers	182
22. Timers	191
22.1.Timer 0 and Timer 1	191
22.1.1.Mode 0: 13-bit Counter/Timer	191
22.1.2.Mode 1: 16-bit Counter/Timer	192
22.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload.....	193
22.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	194
22.2.Timer 2	199
22.2.1.16-bit Timer with Auto-Reload.....	199
22.2.2.8-bit Timers with Auto-Reload.....	200
22.3.Timer 3	203
22.3.1.16-bit Timer with Auto-Reload.....	203
22.3.2.8-bit Timers with Auto-Reload.....	204
23. Programmable Counter Array	207
23.1.PCA Counter/Timer	208
23.2.Capture/Compare Modules	209
23.2.1.Edge-triggered Capture Mode.....	210
23.2.2.Software Timer (Compare) Mode.....	211
23.2.3.High Speed Output Mode.....	212
23.2.4.Frequency Output Mode	213
23.2.5.8-Bit Pulse Width Modulator Mode.....	214
23.2.6.16-Bit Pulse Width Modulator Mode.....	215
23.3.Watchdog Timer Mode	216
23.3.1.Watchdog Timer Operation	216
23.3.2.Watchdog Timer Usage	217
23.4.Register Descriptions for PCA.....	218
24. C2 Interface	223
24.1.C2 Interface Registers.....	223
24.2.C2 Pin Sharing	225

10.2. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

Figure 10.2. SP: Stack Pointer




Figure 10.3. DPL: Data Pointer Low Byte





Figure 10.4. DPH: Data Pointer High Byte



Prelimin

Figure 24.3. REVID: C2 Revision ID Register




Figure 24.4. FPCTL: C2 Flash Programming Control Register





Figure 24.5. FPDAT: C2 Flash Programming Data Register



Contact Information

Silicon Laboratories Inc.

4635 Boston Lane

Austin, Texas 78735

Tel: 1+ (512) 416-8500

Fax: 1+ (512) 416-9669

Toll Free: 1+ (877) 444-3032

Email: productinfo@silabs.com

Internet: www.silabs.com

Preliminary

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and Aero are trademarks of Silicon Laboratories Inc.

Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holder