### Silicon Labs - C8051F352 Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x16b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f352

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7	Voltage Reference	67
2 2	Temperature Sensor	71
٥.	Comparator	73
Э.	9.1 Comparator Inputs and Outputs	77
10	CIP 51 Microcontrollor	01
10	10.1 Instruction Set	01
	10.1.1.IISHUCHOIT Set	00
	10.1.2 MOV/V Instruction and Dragram Mamony	00
	10.1.2.MOVA Instruction and Program Memory	83
	10.2. Register Descriptions	87
	10.3.Power Management Modes	90
		90
	10.3.2. Stop Mode	90
11	Memory Organization and SFRS	93
	11.1.Program Memory	93
	11.2.Data Memory	94
	11.3.General Purpose Registers	94
	11.4.Bit Addressable Locations	94
	11.5.Stack	94
	11.6.Special Function Registers	95
12	Interrupt Handler	99
	12.1.MCU Interrupt Sources and Vectors	99
	12.2.Interrupt Priorities	99
	12.3.Interrupt Latency	99
	12.4.Interrupt Register Descriptions	101
	12.5. External Interrupts	105
13	Prefetch Engine	09
14	Reset Sources1	111
	14.1.Power-On Reset 1	12
	14.2.Power-Fail Reset / VDD Monitor 1	13
	14.3.External Reset	114
	14.4.Missing Clock Detector Reset 1	14
	14.5.Comparator0 Reset 1	14
	14.6.PCA Watchdog Timer Reset 1	14
	14.7.Flash Error Reset 1	14
	14.8.Software Reset 1	114
15	.Flash Memory 1	17
	15.1.Programming The Flash Memory 1	17
	15.1.1.Flash Lock and Key Functions 1	17
	15.1.2.Flash Erase Procedure 1	17
	15.1.3.Flash Write Procedure 1	18
	15.2.Non-volatile Data Storage 1	19
	15.3.Security Options 1	19
16	External RAM 1	23
17	Oscillators1	25
	17.1.Programmable Internal Oscillator 1	25



## 1.9. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the External Clock nput (ECI) input pin.

Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM. Additionally, PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. The PCA Capture/Compare Module I/O and the External Clock Input may be routed to Port I/O using the digital crossbar.



Figure 1.11. PCA Block Diagram



	Pin Numbers							
Name	'F350 'F352	ʻF351 ʻF353	Туре	Description				
P0.6/	19 15		D I/O or A In	Port 0.6. See Port I/O Section for a complete description.				
CNVSTR			D In	External Convert Start Input for IDACs (See IDAC Section for complete description).				
P0.7	20	16	D I/O or A In	Port 0.7. See Port I/O Section for a complete description.				
P1.0/		10	D I/O or A In	Port 1.0. See Port I/O Section for a complete description.				
AIN0.4	23	19	A In	ADC0 Input Channel 4 (C8051F351/3 - See ADC0 Section for complete description).				
P1.1/	24 20		24 20		24 20		D I/O or A In	Port 1.1. See Port I/O Section for a complete description.
AIN0.5			A In	ADC0 Input Channel 5 (C8051F351/3 - See ADC0 Section for complete description).				
P1.2/	25 21		D I/O or A In	Port 1.2. See Port I/O Section for a complete description.				
AIN0.6			A In	ADC0 Input Channel 6 (C8051F351/3 - See ADC0 Section for complete description).				
P1.3/	00	22	D I/O or A In	Port 1.3. See Port I/O Section for a complete description.				
AIN0.7	20	22	A In	ADC0 Input Channel 7 (C8051F351/3 - See ADC0 Section for complete description).				
P1.4	27	23	D I/O or A In	Port 1.4. See Port I/O Section for a complete description.				
P1.5	28	24	D I/O or A In	Port 1.5. See Port I/O Section for a complete description.				
P1.6/	29	25	D I/O or A In	Port 1.6. See Port I/O Section for a complete description.				
IDA0			A Out	IDAC0 Output (See IDAC Section for complete description).				
P1.7/	30	26	D I/O or A In	Port 1.7. See Port I/O Section for a complete description.				
IDA1			A Out	IDAC1 Output (See IDAC Section for complete description).				



## 5.3. Performing Conversions

The ADC offers two conversion modes: Single Conversion, and Continuous Conversion. In single conversion mode, a single conversion result is produced for each of the filters (SINC3 and Fast). In continuous conversion mode, the ADC will perform back-to-back conversions until the ADC mode is changed. Procedures for single and continuous conversion modes are detailed in the sections below.

## 5.3.1. Single Conversions

A single conversion is initiated by writing the ADC System Mode bits (AD0SM) to the "Single Conversion" option. Single conversion mode instructs the ADC to gather enough information to produce a result for the filter that is selected by the AD0ISEL bit. During the conversion, the AD0BUSY flag will be set to '1'. The Fast filter results will be available after one period of the ADC's conversion cycle (determined by the modulator clock and the decimation ratio). The SINC3 filter results will be available after three periods of the ADC's conversion cycle. The AD0ISEL bit in register ADC0CF determines when the end-of-conversion interrupt will occur, and return the ADC to Idle mode. If the AD0ISEL bit is set to '1', the AD0INT bit will be set to '1' when the Fast filter results are available. If the AD0ISEL bit is cleared to '0', the AD0INT bit will be set to '1' when the SINC3 filter results are available. The AD0SM bits will return to idle mode and the AD0BUSY bit will be cleared to '0' when the selected filter is finished. When using the SINC3 filter, a valid result will also be output by the Fast filter. When using the Fast filter in single-conversion mode, the SINC3 filter results will not be accurate.

### 5.3.2. Continuous Conversions

Continuous conversions are initiated by writing the ADC System Mode bits (AD0SM) to the "Continuous Conversion" option. In continuous conversion mode, the ADC will start a new conversion as soon as each conversion is completed. During the conversions, the AD0BUSY flag will be set to '1'. The Fast filter results will be available after one period of the ADC's conversion cycle, and on every conversion cycle thereafter (determined by the modulator clock and the decimation ratio). The first SINC3 filter results will be available after three periods of the ADC's conversion cycle, and subsequent SINC3 conversion results will be available after three periods of the ADC's conversion cycle, and subsequent SINC3 conversion results will be available at the end of every conversion cycle thereafter. The AD0ISEL bit in register ADC0CF determines when the end-of-conversion interrupts will occur. If the AD0ISEL bit is cleared to '0', the AD0INT bit will be set to '1' when SINC3 filter results are available. If the AD0ISEL bit is set to '1', the AD0INT bit will be set to '1' when Fast filter results are available. Regardless of the setting of the AD0ISEL bit, both filters will update their results registers when new results are available. To stop conversions and exit from continuous conversion mode, the AD0SM bits should be written to Idle mode.

### 5.3.3. ADC Output

The ADC's two filters each have their own output data registers. The SINC3 filter results are stored in the ADC0H, ADC0M, and ADC0L registers, while the Fast filter results are stored in the ADC0FH, ADC0FM, and ADC0FL registers. The ADC output can be configured for Unipolar or Bipolar mode using the AD0POL bit in register ADC0CN. Decoding of the ADC output words are shown in Table 5.1 and Table 5.2. The SINC3 filter uses information from the past three conversion cycles to produce an ADC output. The Fast filter uses information from only the current conversion cycle to produce an ADC output. The fast filter reacts more quickly to changes on the analog input, while the SINC3 filter produces lower-noise results.



2

exists between AIN+ and AIN- when the burnout current sources are enabled, the ADC will read a value near zero. The burnout current sources should be disabled during normal ADC measurements.

R	R	R	R/W	R/W	R/W	R/W	RW	Reset Value			
-	-	-	AD0POL	ADOBCE		ADOGN		00010000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
	SFR Address: 0xF4										
Bits 7-5:	Unused: Read = 000b, Write = don't care.										
Bit 4:	AD0POL: AD	C0 Polarit	y.								
	0: ADC oper	rates in Uni	polar mode	(straight bi	nary result).						
D:+ 0.		rates in Bip	olar mode (	2's complin	ient result).						
DIL J.			t sources di	sabled	ie.						
	1: ADC Burr	nout curren	t sources ei	habled.							
Bits 2:0	ADOGN: ADO	C0 Progran	nmable Gai	n Setting.							
	000: PGA G	ain = 1.		Ű							
	001: PGA G	iain = 2.									
	010: PGA G	ain = 4.									
	011: PGA G	ain = 8.									
	100: PGA G	iain = 16.			*						
		ain = 52. ain = 64									
	111: PGA G	ain = 04. ain = 128									
This SFF	This SFR can only be modified when ADC0 is in IDLE mode.										

## Figure 5.5. ADC0CN: ADC0 Control Register



## 10. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The C8051F35x family has a superset of all the peripherals included with a standard 8051. See Section "1. System Overview" on page 13 for more information about the available peripherals. The CIP-51 includes on-chip debug hardware which interfaces directly with the analog and digital subsystems, providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 10.1 for a block diagram). The CIP-51 core includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 50 MIPS Peak Throughput
- 256 Bytes of Internal RAM
- Extended Interrupt Handler

- Reset Input
- Power Management Modes
- Integrated Debug Logic
- Program and Data Memory Security



Figure 10.1. CIP-51 Block Diagram



## 10.3. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not effected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 10.8 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the MCU.

#### 10.3.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system.

#### 10.3.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout period of 100  $\mu$ s.



### 12.5. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "22.1. Timer 0 and Timer 1" on page 191) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	/INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	/INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see Figure 12.5). Note that / INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "18.1. Priority Crossbar Decoder" on page 135 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (INOPL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.





R	R	R/W	R/W	R	R/W	R/W	R	Reset Value			
-	FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit3 Bit2		Bit0	, ,			
							SFR Address:	0xEF			
Bit7:	UNUSED. R	UNUSED. Read = 0. Write = don't care.									
Bit6:	FERROR: F	ash Error li	ndicator.								
	0: Source of	last reset v	as not a Fl	ash read/w	rite/erase er	ror.					
D'15	1: Source of	last reset w	ias a Flash	read/write/	erase error.						
BIt5:	CURSEF: CO	omparatoru	Reset Enal	ble and Flag	j. Atorio <b>Write</b>	Compose		*****			
	0: Read: 50	urce of last	reset was r	lot Compan	atoru. <b>vvrite</b>	: Compara	toru is not a	reset			
	1. Read. So	urce of last	recet was (	Comparator	0 Write: Co	Omparator	is a reset so				
	(active-low)			Jomparator	0. wine. Ot	Jinparatoro	is a reset so	Juice			
Bit4 <sup>.</sup>	SWRSE Sof	ftware Rese	et Force and	d Flag							
Ditti	0: <b>Read:</b> So	urce of last	reset was r	not a write t	o the SWRS	SF bit. Write	e: No Effect.				
	1: Read: So	urce of last	was a write	to the SWI	RSF bit. Wr	ite: Forces	a system re	set.			
Bit3:	WDTRSF: W	/atchdog Ti	mer Reset	Flag.			,				
	0: Source of	last reset w	as not a W	DT timeout							
	1: Source of	last reset w	as a WDT	timeout.							
Bit2:	MCDRSF: N	lissing Cloc	k Detector	Flag.							
	0: <b>Read:</b> So	urce of last	reset was r	not a Missin	g Clock Det	ector timeo	out. Write: M	lissing			
	Clock Detec	tor disabled									
	1: <b>Read:</b> So	urce of last	reset was a	a Missing C	lock Detecto	or timeout.	Write: Missi	ng Clock			
D'14	Detector ena	abled; trigge	ers a reset i	t a missing	clock condit	ion is detec	cted.				
Bit1:	PORSE: PO	ver-On Res	et Force ar	id Flag.	\//riting thi	a hit anabla	o/diochloc t	ha \/			
		t anytime a	power-on i		s. writing thi			ne v <sub>DD</sub>			
	monitor as a	reset sourc	ce. Note: W	riting 1 to	this bit be	rore the V <sub>D</sub>	D monitor i	s enabled			
	and stabiliz	ed may car	use a syste	em reset. S	ee register	VDM0CN (I	Figure 14.3)				
	0: Read: Las	st reset was	s not a powe	er-on or v <sub>DI</sub>	<sub>D</sub> monitor re	set. Write:	V <sub>DD</sub> monito	r is not a			
	reset source			.,							
	T: Read: Las	st reset was	a power-or	i or v <sub>DD</sub> mo	nitor reset; a	all other res	et flags inde	eterminate.			
	Write: V <sub>DD</sub> r	nonitor is a	reset sourc	ce.							
Bit0:	PINRSF: HV	V Pin Reset	Flag.	<b>-</b> ·							
	0: Source of	last reset w	as not /RS	I pin.							
	1: Source of	iast reset v	ias /RST pi	n.							

## Figure 14.4. RSTSRC: Reset Source Register



## 17.4. System Clock Selection

The internal oscillator requires little start-up time and may be selected as the system clock immediately following the OSCICN write that enables the internal oscillator. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. **To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD.** RC and C modes typically require no startup time.

The CLKSL[1:0] bits in register CLKSEL select which oscillator source is used as the system clock. CLKSL[1:0] must be set to 01b for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal oscillator, external oscillator, and Clock Multiplier so long as the selected clock source is enabled and has settled.



## Figure 17.6. CLKSEL: Clock Select Register

 Table 17.1. Oscillator Electrical Characteristics

#### -40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Internal Oscillator Frequency	Reset Frequency	24	24.5	25	MHz
Internal Oscillator Supply Current (from V <sub>DD</sub> )	OSCICN.7 = 1		TBD		μA

<sup>†</sup>Applies only to external oscillator sources.







SILICON LABORATORIES

### 18.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 18.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which will be assigned to pins P0.4 and P0.5, and the Comparator0 outputs, which will be assigned to P1.4 and P1.5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.

**Important Note on Crossbar Configuration:** If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P0.3 and/or P0.2 for the external oscillator, P0.6 for the external CNVSTR signal, P1.6 for IDA0, P1.7 for IDA1, and any selected ADC or comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 18.3 shows the Crossbar Decoder priority with no Port pins skipped (POSKIP, P1SKIP = 0x00); Figure 18.4 shows the Crossbar Decoder priority with the XTAL1 (P0.2) and XTAL2 (P0.3) pins skipped (POSKIP = 0x0C).



SF Signals

Port pin potentially assignable to peripheral

Special Function Signals are not assigned by the crossbar. When these signals are enabled, the CrossBar must be manually configured to skip their corresponding port pins.

### Figure 18.3. Crossbar Priority Decoder with No Pins Skipped



### 19.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

## Table 19.1. SMBus Clock Source Selection

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 19.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "22. Timers" on page 191.

### Equation 19.1. Minimum SCL High and Low Times

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 19.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 19.2.

## Equation 19.2. Typical SMBus Bit Rate

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	<ul> <li>A START is generated.</li> </ul>	<ul> <li>A STOP is generated.</li> </ul>
MASTER		<ul> <li>Arbitration is lost.</li> </ul>
	START is generated.	A START is detected.
TXMODE	<ul> <li>SMB0DAT is written before the start of an</li> </ul>	<ul> <li>Arbitration is lost.</li> </ul>
	SMBus frame.	<ul> <li>SMB0DAT is not written before the</li> </ul>
		start of an SMBus frame.
STA	<ul> <li>A START followed by an address byte is received</li> </ul>	Must be cleared by software.
	• A STOP is detected while addressed as a	• A pending STOP is generated
STO	slave.	
	• Arbitration is lost due to a detected STOP.	
ACKRO	<ul> <li>A byte has been received and an ACK</li> </ul>	<ul> <li>After each ACK cycle.</li> </ul>
AORING	response value is needed.	
	• A repeated START is detected as a MASTER	<ul> <li>Each time SI is cleared.</li> </ul>
	when STA is low (unwanted repeated START).	
ARBLOST	SCL is sensed low while attempting to gener-	
	ate a STOP or repeated START condition.	
	• SDA is sensed low while transmitting a '1'	
	(excluding ACK bits).	The incoming ACK value is high (NOT
ACK	• The incoming ACK value is low (ACKNOWL-	
	EDGE).	ACKNOWLEDGE).
	• A START has been generated.	• Must be cleared by software.
	• A byte has been transmitted and an	
SI	• A byte has been received	
	• A START or repeated START followed by a	
	slave address + R/W has been received	
	• A STOP has been received.	
	<ul> <li>A STOP has been received.</li> </ul>	

Table 19.3. Sources for Hardware Changes to SMB0CN



	Frequency: 24.5 MHz								
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	T1M <sup>†</sup>	Timer 1 Reload Value (hex)		
	230400	-0.32%	106	SYSCLK	XX	1	0xCB		
	115200	-0.32%	212	SYSCLK	XX	1	0x96		
	57600	0.15%	426	SYSCLK	XX	1	0x2B		
ы С	28800	-0.32%	848	SYSCLK / 4	01	0	0x96		
C fr	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9		
	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96		
'SC	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96		
S Int	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B		

### Table 20.1. Timer Settings for Standard Baud Rates Using the Internal Oscillator

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 22.1.

Table 20.2. Timer Settings for Standard Baud Rates Using an External Oscillator

	Frequency: 25.0 MHz						
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	T1M <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	-0.47%	108	SYSCLK	XX	1	0xCA
	115200	0.45%	218	SYSCLK	XX	1	0x93
	57600	-0.01%	434	SYSCLK	XX	1	0x27
ы С.	28800	0.45%	872	SYSCLK / 4	01	0	0x93
SYSCLK fro External Os	14400	-0.01%	1736	SYSCLK/4	01	0	0x27
	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D
	2400	0.45%	10464	SYSCLK / 48	10	0	0x93
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27
SYSCLK from Internal Osc.	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5
	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA
	14400	0.45%	1744	EXTCLK / 8	11	0	0x93
	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 22.1.



174

	Frequency: 11.0592 MHz						
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	T1M <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	0.00%	48	SYSCLK	XX	1	0xE8
	115200	0.00%	96	SYSCLK	XX	1	0xD0
	57600	0.00%	192	SYSCLK	XX	1	0xA0
E ci	28800	0.00%	384	SYSCLK	XX	1	0x40
0° tr	14400	0.00%	768	SYSCLK / 12	00	0	0xE0
CLK Dal	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0
SC ter	2400	0.00%	4608	SYSCLK / 12	00	0	0x40
Ϋ́́	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0
SYSCLK from Internal Osc.	230400	0.00%	48	EXTCLK / 8	11	0	0xFD
	115200	0.00%	96	EXTCLK / 8	11	0	0xFA
	57600	0.00%	192	EXTCLK / 8	11	0	0xF4
	28800	0.00%	384	EXTCLK / 8	11	0	0xE8
	14400	0.00%	768	EXTCLK/8	11	0	0xD0
	9600	0.00%	1152	EXTCLK/8	11	0	0xB8

## Table 20.5. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 22.1.

Table 20.6. Timer Settings for \$	Standard Baud Rates	S Using an External C	scillator

	Frequency: 3.6864 MHz						
	Target Baud Rate (bps)	Baud Rate% Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	T1M <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	0.00%	16	SYSCLK	XX	1	0xF8
	115200	0.00%	32	SYSCLK	XX	1	0xF0
	57600	0.00%	64	SYSCLK	XX	1	0xE0
с. С	28800	0.00%	128	SYSCLK	XX	1	0xC0
Os	14400	0.00%	256	SYSCLK	XX	1	0x80
SLk nal	9600	0.00%	384	SYSCLK	XX	1	0x40
SYSC Exteri	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0
	1200	0.00%	3072	SYSCLK / 12	00	0	0x80
SYSCLK from Internal Osc.	230400	0.00%	16	EXTCLK / 8	11	0	0xFF
	115200	0.00%	32	EXTCLK / 8	11	0	0xFE
	57600	0.00%	64	EXTCLK / 8	11	0	0xFC
	28800	0.00%	128	EXTCLK / 8	11	0	0xF8
	14400	0.00%	256	EXTCLK / 8	11	0	0xF0
	9600	0.00%	384	EXTCLK / 8	11	0	0xE8

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 22.1.



176



\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





#### 23.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 23.1.

#### **Equation 23.1. Square Wave Frequency Output**

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



