


Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"



Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x16b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-MLP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f353r

List of Figures and Tables

1. System Overview	13
Table 1.1. Product Selection Guide	14
Figure 1.1. C8051F350 Block Diagram	15
Figure 1.2. C8051F351 Block Diagram	16
Figure 1.3. C8051F352 Block Diagram	17
Figure 1.4. C8051F353 Block Diagram	18
Figure 1.5. Development/In-System Debug Diagram.....	20
Figure 1.6. Memory Map	21
Figure 1.7. ADC0 Block Diagram	22
Figure 1.8. IDAC Block Diagram	23
Figure 1.9. Comparator0 Block Diagram.....	24
Figure 1.10. Port I/O Functional Block Diagram	25
Figure 1.11. PCA Block Diagram.....	26
2. Absolute Maximum Ratings	27
Table 2.1. Absolute Maximum Ratings*	27
3. Global DC Electrical Characteristics	28
Table 3.1. Global DC Electrical Characteristics	28
4. Pinout and Package Definitions	29
Table 4.1. Pin Definitions for the C8051F350/1/2/3	29
Figure 4.1. LQFP-32 Pinout Diagram (Top View)	32
Figure 4.2. MLP-28 Pinout Diagram (Top View)	33
Figure 4.3. LQFP-32 Package Diagram	34
Table 4.2. LQFP-32 Package Dimensions.....	34
Figure 4.4. MLP-28 Package Drawing	35
Table 4.3. MLP-28 Package Dimensions.....	35
Figure 4.5. Typical MLP-28 Landing Diagram.....	36
Figure 4.6. Typical MLP-28 Solder Paste Diagram	37
5. 24 or 16-Bit Analog to Digital Converter (ADC0)	39
Figure 5.1. ADC0 Block Diagram	39
Figure 5.2. ADC0 Buffer Control	41
Figure 5.3. ADC0 Offset Calibration Register Coding	43
Figure 5.4. ADC0 Gain Calibration Register Coding	43
Table 5.1. ADC0 Unipolar Output Word Coding (AD0POL = 0).....	45
Table 5.2. ADC0 Bipolar Output Word Coding (AD0POL = 1)	45
Figure 5.5. ADC0CN: ADC0 Control Register	46
Figure 5.6. ADC0CF: ADC0 Configuration Register	47
Figure 5.7. ADC0MD: ADC0 Mode Register	48
Figure 5.8. ADC0CLK: ADC0 Modulator Clock Divisor	49
Figure 5.9. ADC0DECH: ADC0 Decimation Ratio Register High Byte	49
Figure 5.10. ADC0DECL: ADC0 Decimation Ratio Register Low Byte	50
Figure 5.11. ADC0DAC: ADC0 Offset DAC Register	50
Figure 5.12. ADC0BUF: ADC0 Input Buffer Control Register	51
Figure 5.13. ADC0STA: ADC0 Status Register.....	52

Table 20.6. Timer Settings for Standard Baud Rates Using an External Oscillator	176
21. Serial Peripheral Interface (SPI0)	177
Figure 21.1. SPI Block Diagram	177
Figure 21.2. Multiple-Master Mode Connection Diagram	180
Figure 21.3. 3-Wire Single Master and Single Slave Mode Connection Diagram	180
Figure 21.4. 4-Wire Single Master and Slave Mode Connection Diagram	180
Figure 21.5. Data/Clock Timing Relationship	182
Figure 21.6. SPI0CFG: SPI0 Configuration Register	183
Figure 21.7. SPI0CN: SPI0 Control Register	184
Figure 21.8. SPI0CKR: SPI0 Clock Rate Register	185
Figure 21.9. SPI0DAT: SPI0 Data Register	186
Figure 21.10. SPI Master Timing (CKPHA = 0)	187
Figure 21.11. SPI Master Timing (CKPHA = 1)	187
Figure 21.12. SPI Slave Timing (CKPHA = 0)	188
Figure 21.13. SPI Slave Timing (CKPHA = 1)	188
Table 21.1. SPI Slave Timing Parameters	189
22. Timers	191
Figure 22.1. T0 Mode 0 Block Diagram	192
Figure 22.2. T0 Mode 2 Block Diagram	193
Figure 22.3. T0 Mode 3 Block Diagram	194
Figure 22.4. TCON: Timer Control Register	195
Figure 22.5. TMOD: Timer Mode Register	196
Figure 22.6. CKCON: Clock Control Register	197
Figure 22.7. TL0: Timer 0 Low Byte	198
Figure 22.8. TL1: Timer 1 Low Byte	198
Figure 22.9. TH0: Timer 0 High Byte	198
Figure 22.10. TH1: Timer 1 High Byte	198
Figure 22.11. Timer 2 16-Bit Mode Block Diagram	199
Figure 22.12. Timer 2 8-Bit Mode Block Diagram	200
Figure 22.13. TMR2CN: Timer 2 Control Register	201
Figure 22.14. TMR2RLL: Timer 2 Reload Register Low Byte	202
Figure 22.15. TMR2RLH: Timer 2 Reload Register High Byte	202
Figure 22.16. TMR2L: Timer 2 Low Byte	202
Figure 22.17. TMR2H: Timer 2 High Byte	202
Figure 22.18. Timer 3 16-Bit Mode Block Diagram	203
Figure 22.19. Timer 3 8-Bit Mode Block Diagram	204
Figure 22.20. TMR3CN: Timer 3 Control Register	205
Figure 22.21. TMR3RLL: Timer 3 Reload Register Low Byte	206
Figure 22.22. TMR3RLH: Timer 3 Reload Register High Byte	206
Figure 22.23. TMR3L: Timer 3 Low Byte	206
Figure 22.24. TMR3H: Timer 3 High Byte	206
23. Programmable Counter Array	207
Figure 23.1. PCA Block Diagram	207
Figure 23.2. PCA Counter/Timer Block Diagram	208
Table 23.1. PCA Timebase Input Options	208

1. System Overview

C8051F350/1/2/3 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 50 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- 24 or 16-bit single-ended/differential ADC with analog multiplexer
- Two 8-bit Current Output DACs
- Precision programmable 24.5 MHz internal oscillator
- 8 kB of on-chip Flash memory
- 768 bytes of on-chip RAM
- SMBus/I2C, Enhanced UART, and SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable counter/timer array (PCA) with three capture/compare modules and watchdog timer function
- On-chip power-on reset, V_{DD} monitor, and temperature sensor
- On-chip voltage comparator
- 17 Port I/O (5 V tolerant)

With on-chip power-on reset, V_{DD} monitor, watchdog timer, and clock oscillator, the C8051F350/1/2/3 devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7 V-to-3.6 V operation over the industrial temperature range (-45 to +85 °C). The Port I/O and /RST pins are tolerant of input signals up to 5 V. The C8051F350/1/2/3 are available in 28-pin MLP or 32-pin LQFP packaging, as shown in Figure 1.1 through Figure 1.4.




Figure 1.1. C8051F350 Block Diagram

1.9. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the External Clock input (ECI) input pin.

Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM. Additionally, PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. The PCA Capture/Compare Module I/O and the External Clock Input may be routed to Port I/O using the digital crossbar.




Figure 1.11. PCA Block Diagram

C8051F350/1/2/3

Table 4.1. Pin Definitions for the C8051F350/1/2/3 (Continued)

Name	Pin Numbers		Type	Description
	'F350 'F352	'F351 'F353		
P0.6/ CNVSTR	19	15	D I/O or A In D In	Port 0.6. See Port I/O Section for a complete description. External Convert Start Input for IDACs (See IDAC Section for complete description).
P0.7	20	16	D I/O or A In	Port 0.7. See Port I/O Section for a complete description.
P1.0/ AIN0.4	23	19	D I/O or A In A In	Port 1.0. See Port I/O Section for a complete description. ADC0 Input Channel 4 (C8051F351/3 - See ADC0 Section for complete description).
P1.1/ AIN0.5	24	20	D I/O or A In A In	Port 1.1. See Port I/O Section for a complete description. ADC0 Input Channel 5 (C8051F351/3 - See ADC0 Section for complete description).
P1.2/ AIN0.6	25	21	D I/O or A In A In	Port 1.2. See Port I/O Section for a complete description. ADC0 Input Channel 6 (C8051F351/3 - See ADC0 Section for complete description).
P1.3/ AIN0.7	26	22	D I/O or A In A In	Port 1.3. See Port I/O Section for a complete description. ADC0 Input Channel 7 (C8051F351/3 - See ADC0 Section for complete description).
P1.4	27	23	D I/O or A In	Port 1.4. See Port I/O Section for a complete description.
P1.5	28	24	D I/O or A In	Port 1.5. See Port I/O Section for a complete description.
P1.6/ IDA0	29	25	D I/O or A In A Out	Port 1.6. See Port I/O Section for a complete description. IDAC0 Output (See IDAC Section for complete description).
P1.7/ IDA1	30	26	D I/O or A In A Out	Port 1.7. See Port I/O Section for a complete description. IDAC1 Output (See IDAC Section for complete description).




Figure 4.2. MLP-28 Pinout Diagram (Top View)




Figure 5.2. ADC0 Buffer Control

5.1.3. Modulator Clock

The ADC0CLK register (Figure 5.8) holds the Modulator Clock (MDCLK) divisor value. The modulator clock determines the switching frequency for the ADC sampling capacitors. Optimal performance will be achieved when the MDCLK frequency is equal to 2.4576 MHz. The modulator samples the input at a rate of MDCLK / 128.

5.1.4. Decimation Ratio

The decimation ratio of the ADC filters is selected by the DECI[10:0] bits in the ADC0DECH and ADC0DECL registers (Figure 5.9 and Figure 5.10, respectively). The decimation ratio is equal to $1 + \text{DECI}[10:0]$. The decimation ratio determines how many modulator samples are used to generate a single output word. The ADC output word rate is equal to the modulator sampling rate divided by the decimation ratio. For more information on how the ADC output word rate is derived, see Figure 5.8 and Figure 5.10. Higher decimation ratios will produce lower-noise results over a longer conversion period. The minimum decimation ratio is 20. **When using the fast filter output, the decimation ratio must be set to a multiple of 8.**




Figure 8.2. Single Channel Transfer Function




Figure 8.3. Differential Transfer Function

Table 10.1. CIP-51 Instruction Set Summary (Continued)

Mnemonic	Description	Bytes	Clock Cycles
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
Boolean Manipulation			
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
Program Branching			
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4

12.4. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 12.1. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
SFR Address: 0xA8								
Bit 7:	EA: Enable All Interrupts. This bit globally enables/disables all interrupts. It overrides the individual interrupt mask settings. 0: Disable all interrupt sources. 1: Enable each interrupt according to its individual mask setting.							
Bit 6:	ESPI0: Enable Serial Peripheral Interface (SPI0) Interrupt. This bit sets the masking of the SPI0 interrupts. 0: Disable all SPI0 interrupts. 1: Enable interrupt requests generated by SPI0.							
Bit 5:	ET2: Enable Timer 2 Interrupt. This bit sets the masking of the Timer 2 interrupt. 0: Disable Timer 2 interrupt. 1: Enable interrupt requests generated by the TF2L or TF2H flags.							
Bit 4:	ES0: Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 0: Disable UART0 interrupt. 1: Enable UART0 interrupt.							
Bit 3:	ET1: Enable Timer 1 Interrupt. This bit sets the masking of the Timer 1 interrupt. 0: Disable all Timer 1 interrupt. 1: Enable interrupt requests generated by the TF1 flag.							
Bit 2:	EX1: Enable External Interrupt 1. This bit sets the masking of External Interrupt 1. 0: Disable external interrupt 1. 1: Enable interrupt requests generated by the /INT1 input.							
Bit 1:	ET0: Enable Timer 0 Interrupt. This bit sets the masking of the Timer 0 interrupt. 0: Disable all Timer 0 interrupt. 1: Enable interrupt requests generated by the TF0 flag.							
Bit 0:	EX0: Enable External Interrupt 0. This bit sets the masking of External Interrupt 0. 0: Disable external interrupt 0. 1: Enable interrupt requests generated by the /INT0 input.							

13. Prefetch Engine

The C8051F350/1/2/3 family of devices incorporate a 2-byte prefetch engine. Because the access time of the Flash memory is 40 ns, and the minimum instruction time is 20 ns, the prefetch engine is necessary for full-speed code execution. Instructions are read from Flash memory two bytes at a time by the prefetch engine, and given to the CIP-51 processor core to execute. When running linear code (code without any jumps or branches), the prefetch engine allows instructions to be executed at full speed. When a code branch occurs, the processor may be stalled for up to two clock cycles while the next set of code bytes is retrieved from Flash memory. The FLRT bit (FLSCL.4) determines how many clock cycles are used to read each set of two code bytes from Flash. When operating from a system clock of 25 MHz or less, the FLRT bit should be set to '0' so that the prefetch engine takes only one clock cycle for each read. When operating with a system clock of greater than 25 MHz (up to 50 MHz), the FLRT bit should be set to '1', so that each prefetch code read lasts for two clock cycles.

Figure 13.1. PFE0CN: Prefetch Engine Control Register

R	R	R/W	R	R	R	R	R/W	Reset Value
		PFEN					FLBWE	00100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0xE3

Bits 7-6: Unused. Read = 00b; Write = Don't Care

Bit 5: PFEN: Prefetch Enable.
This bit enables the prefetch engine.
0: Prefetch engine is disabled.
1: Prefetch engine is enabled.

Bits 4-1: Unused. Read = 0000b; Write = Don't Care

Bit 0: FLBWE: Flash Block Write Enable.
This bit allows block writes to Flash memory from software.
0: Each byte of a software Flash write is written individually.
1: Flash bytes are written in groups of two.

17.3. Clock Multiplier

The Clock Multiplier generates an output clock which is 4 times the input clock frequency. The Clock Multiplier's input can be selected from the external oscillator, or 1/2 the internal or external oscillators. This produces three possible outputs: Internal Oscillator x 2, External Oscillator x 2, or External Oscillator x 4. See [Section 17.4](#) for details on system clock selection.

The Clock Multiplier is configured via the CLKMUL register (Figure 17.5). The procedure for configuring and enabling the Clock Multiplier is as follows:

1. Reset the Multiplier by writing 0x00 to register CLKMUL.
2. Select the Multiplier input source via the MULSEL bits.
3. Enable the Multiplier with the MULEN bit (CLKMUL | = 0x80).
4. Delay for >5 μ s.
5. Initialize the Multiplier with the MULINIT bit (CLKMUL | = 0xC0).
6. Poll for MULRDY => '1'.

Important Note: When using an external oscillator as the input to the Clock Multiplier, the external source must be enabled and stable before the Multiplier is initialized. See [Section 17.4](#) for details on selecting an external oscillator source.

Figure 17.5. CLKMUL: Clock Multiplier Control Register

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value
MULEN	MULINIT	MULRDY	-	-	-	MULSEL		00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0xBE

Bit7: MULEN: Clock Multiplier Enable
0: Clock Multiplier disabled.
1: Clock Multiplier enabled.

Bit6: MULINIT: Clock Multiplier Initialize
This bit should be a '0' when the Clock Multiplier is enabled. Once enabled, writing a '1' to this bit will initialize the Clock Multiplier. The MULRDY bit reads '1' when the Clock Multiplier is stabilized.

Bit5: MULRDY: Clock Multiplier Ready
This read-only bit indicates the status of the Clock Multiplier.
0: Clock Multiplier not ready.
1: Clock Multiplier ready (locked).

Bits4-2: Unused. Read = 000b; Write = don't care.

Bits1-0: MULSEL: Clock Multiplier Input Select
These bits select the clock supplied to the Clock Multiplier.

MULSEL	Selected Input Clock	Clock Multiplier Output
00	Internal Oscillator / 2	Internal Oscillator x 2
01	External Oscillator	External Oscillator x 4
10	External Oscillator / 2	External Oscillator x 2
11	RESERVED	RESERVED




Figure 21.2. Multiple-Master Mode Connection Diagram




Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection




Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection

21.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships are shown in Figure 21.5.

The SPI0 Clock Rate Register (SPI0CKR) as shown in Figure 21.8 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock.




Figure 21.5. Data/Clock Timing Relationship

21.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

Figure 21.6. SPI0CFG: SPI0 Configuration Register

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address: 0xA1								
Bit 7:	SPIBSY: SPI Busy (read only). This bit is set to logic 1 when a SPI transfer is in progress (Master or Slave Mode).							
Bit 6:	MSTEN: Master Mode Enable. 0: Disable master mode. Operate in slave mode. 1: Enable master mode. Operate as a master.							
Bit 5:	CKPHA: SPI0 Clock Phase. This bit controls the SPI0 clock phase. 0: Data centered on first edge of SCK period. [†] 1: Data centered on second edge of SCK period. [†]							
Bit 4:	CKPOL: SPI0 Clock Polarity. This bit controls the SPI0 clock polarity. 0: SCK line low in idle state. 1: SCK line high in idle state.							
Bit 3:	SLVSEL: Slave Selected Flag (read only). This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does not indicate the instantaneous value at the NSS pin, but rather a de-glitched version of the pin input.							
Bit 2:	NSSIN: NSS Instantaneous Pin Input (read only). This bit mimics the instantaneous value that is present on the NSS port pin at the time that the register is read. This input is not de-glitched.							
Bit 1:	SRMT: Shift Register Empty (Valid in Slave Mode, read only). This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK. NOTE: SRMT = 1 when in Master Mode.							
Bit 0:	RXBMT: Receive Buffer Empty (Valid in Slave Mode, read only). This bit will be set to logic 1 when the receive buffer has been read and contains no new information. If there is new information available in the receive buffer that has not been read, this bit will return to logic 0. NOTE: RXBMT = 1 when in Master Mode.							

[†]See Table 21.1 for timing parameters.

Figure 22.6. CKCON: Clock Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
T3MH	T3ML	T2MH	T2ML	T1M	T0M	SCA1	SCA0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0x8E

Bit7: T3MH: Timer 3 High Byte Clock Select.
This bit selects the clock supplied to the Timer 3 high byte if Timer 3 is configured in split 8-bit timer mode. T3MH is ignored if Timer 3 is in any other mode.
0: Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN.
1: Timer 3 high byte uses the system clock.

Bit6: T3ML: Timer 3 Low Byte Clock Select.
This bit selects the clock supplied to Timer 3. If Timer 3 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.
0: Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN.
1: Timer 3 low byte uses the system clock.

Bit5: T2MH: Timer 2 High Byte Clock Select.
This bit selects the clock supplied to the Timer 2 high byte if Timer 2 is configured in split 8-bit timer mode. T2MH is ignored if Timer 2 is in any other mode.
0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN.
1: Timer 2 high byte uses the system clock.

Bit4: T2ML: Timer 2 Low Byte Clock Select.
This bit selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.
0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN.
1: Timer 2 low byte uses the system clock.

Bit3: T1M: Timer 1 Clock Select.
This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.
0: Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.
1: Timer 1 uses the system clock.

Bit2: T0M: Timer 0 Clock Select.
This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to logic 1.
0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0.
1: Counter/Timer 0 uses the system clock.

Bits1-0: SCA1-SCA0: Timer 0/1 Prescale Bits.
These bits control the division of the clock supplied to Timer 0 and Timer 1 if configured to use prescaled clock inputs.

SCA1	SCA0	Prescaled Clock
0	0	System clock divided by 12
0	1	System clock divided by 4
1	0	System clock divided by 48
1	1	External clock divided by 8

Note: External clock divided by 8 is synchronized with the system clock.

Figure 22.20. TMR3CN: Timer 3 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF3H	TF3L	TF3LEN	-	T3SPLIT	TR3	-	T3XCLK	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0x91

Bit7: TF3H: Timer 3 High Byte Overflow Flag.
Set by hardware when the Timer 3 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will occur when Timer 3 overflows from 0xFFFF to 0x0000. When the Timer 3 interrupt is enabled, setting this bit causes the CPU to vector to the Timer 3 interrupt service routine. TF3H is not automatically cleared by hardware and must be cleared by software.

Bit6: TF3L: Timer 3 Low Byte Overflow Flag.
Set by hardware when the Timer 3 low byte overflows from 0xFF to 0x00. When this bit is set, an interrupt will be generated if TF3LEN is set and Timer 3 interrupts are enabled. TF3L will set when the low byte overflows regardless of the Timer 3 mode. This bit is not automatically cleared by hardware.

Bit5: TF3LEN: Timer 3 Low Byte Interrupt Enable.
This bit enables/disables Timer 3 Low Byte interrupts. If TF3LEN is set and Timer 3 interrupts are enabled, an interrupt will be generated when the low byte of Timer 3 overflows. This bit should be cleared when operating Timer 3 in 16-bit mode.
0: Timer 3 Low Byte interrupts disabled.
1: Timer 3 Low Byte interrupts enabled.

Bit4: UNUSED. Read = 0b. Write = don't care.

Bit3: T3SPLIT: Timer 3 Split Mode Enable.
When this bit is set, Timer 3 operates as two 8-bit timers with auto-reload.
0: Timer 3 operates in 16-bit auto-reload mode.
1: Timer 3 operates as two 8-bit auto-reload timers.

Bit2: TR3: Timer 3 Run Control.
This bit enables/disables Timer 3. In 8-bit mode, this bit enables/disables TMR3H only; TMR3L is always enabled in this mode.
0: Timer 3 disabled.
1: Timer 3 enabled.

Bit1: UNUSED. Read = 0b. Write = don't care.

Bit0: T3XCLK: Timer 3 External Clock Select.
This bit selects the external clock source for Timer 3. If Timer 3 is in 8-bit mode, this bit selects the external oscillator clock source for both timer bytes. However, the Timer 3 Clock Select bits (T3MH and T3ML in register CKCON) may still be used to select between the external clock and the system clock for either timer.
0: Timer 3 external clock selection is the system clock divided by 12.
1: Timer 3 external clock selection is the external clock divided by 8. Note that the external oscillator source divided by 8 is synchronized with the system clock.

Figure 23.14. PCA0L: PCA Counter/Timer Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0xF9

Bits 7-0: PCA0L: PCA Counter/Timer Low Byte.
The PCA0L register holds the low byte (LSB) of the 16-bit PCA Counter/Timer.

Figure 23.15. PCA0H: PCA Counter/Timer High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0xFA

Bits 7-0: PCA0H: PCA Counter/Timer High Byte.
The PCA0H register holds the high byte (MSB) of the 16-bit PCA Counter/Timer.

Contact Information

Silicon Laboratories Inc.

4635 Boston Lane

Austin, Texas 78735

Tel: 1+ (512) 416-8500

Fax: 1+ (512) 416-9669

Toll Free: 1+ (877) 444-3032

Email: productinfo@silabs.com

Internet: www.silabs.com

Preliminary

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and Aero are trademarks of Silicon Laboratories Inc.

Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holder