



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | SH2A-FPU |
| Core Size | 32-Bit Single-Core |
| Speed | 216MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, IEBus, SCI, SIO, SPI, USB |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 73 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 1.3M x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 120-LQFP |
| Supplier Device Package | 120-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5s726a3d216fp-v0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| SH726A | SH726B | Fun | ction 1 | Function 2 | | Fun | ction 3 | Function 4 | | |
|---------|---------|--------|------------|------------|--------|--------|----------|------------|--------|--|
| Pin No. | Pin No. | Symbol | I/O | Symbol | I/O | Symbol | I/O | Symbol | I/O | |
| 13 | 16 | PB7 | I(s)/O | A7 | 0 | RxD0 | l(s) | | _ | |
| 14 | 17 | PB8 | I(s)/O | A8 | 0 | TxD0 | 0 | | _ | |
| 15 | 18 | PB9 | I(s)/O | A9 | 0 | SCK1 | I(s)/O | SSIWS2 | I(s)/O | |
| NC | 19 | PJ8 | I(s)/O | TIOC3A | I(s)/O | A23 | 0 | SCK2 | I(s)/O | |
| NC | 20 | PJ9 | I(s)/O | TIOC3B | I(s)/O | A24 | 0 | RxD2 | l(s) | |
| NC | 21 | PJ10 | I(s)/O | TIOC3C | I(s)/O | A25 | 0 | TxD2 | 0 | |
| 16 | 22 | PVcc | | | | | | | | |
| 17 | 23 | PB10 | I(s)/O | A10 | 0 | RxD1 | I(s) | | _ | |
| 18 | 24 | Vss | | | | | | | | |
| 19 | 25 | PB11 | I(s)/O | A11 | 0 | TxD1 | 0 | _ | _ | |
| 20 | 26 | Vcc | | | | | | | | |
| 21 | 27 | PB12 | I(s)/O | A12 | 0 | SCK2 | I(s)/O | SSIDATA2 | I(s)/O | |
| 22 | 28 | PB13 | I(s)(5t)/O | A13 | 0 | RxD2 | I(s)(5t) | _ | _ | |
| 23 | 29 | PB14 | I(s)/O | A14 | 0 | TxD2 | 0 | _ | _ | |
| 24 | 30 | PB15 | I(s)/O | A15 | 0 | RSPCK0 | I(s)/O | TIOC0B | I(s)/O | |

| 0117004 | 0117000 | Funct | tion 5 | Func | tion 6 | Funct | ion 7 | ASE F | Circuit | |
|-------------------|-------------------|----------|--------|--------|--------|--------|-------|--------|---------|---|
| SH726A Pin No. | SH726B Pin No. | Symbol | I/O | Symbol | I/O | Symbol | I/O | Symbol | I/O | diagram Figure 1.3 |
| 13 | 16 | _ | _ | _ | _ | _ | _ | _ | _ | (7) |
| 14 | 17 | _ | = | | _ | | _ | | _ | (7) |
| 15 | 18 | _ | = | | _ | | _ | | _ | (7) |
| NC | 19 | SSISCK2 | I(s)/O | TEND0 | 0 | | _ | | _ | (7) |
| NC | 20 | SSIWS2 | I(s)/O | DREQ0 | I(s) | | _ | | _ | (7) |
| NC | 21 | SSIDATA2 | I(s)/O | DACK0 | 0 | | _ | | _ | (7) |
| 16 | 22 | | | | | | | | | |
| 17 | 23 | _ | = | _ | _ | _ | _ | | _ | (7) |
| 18 | 24 | | | | | | | | | |
| 19 | 25 | _ | = | | _ | | _ | | _ | (7) |
| 20 | 26 | | | | | | | | | |
| 21 | 27 | _ | = | | _ | | _ | | _ | (7) |
| 22 | 28 | _ | = | | _ | _ | _ | _ | _ | (7) |
| 23 | 29 | _ | = | | _ | | _ | | _ | (7) |
| 24 | 30 | _ | _ | _ | _ | _ | _ | | _ | (7) |

| SH726A | SH726B | Fun | ction 1 | Function 2 | | Fui | nction 3 | Function 4 | |
|---------|---------|--------|---------|------------|-----|--------|----------|------------|--------|
| Pin No. | Pin No. | Symbol | I/O | Symbol | I/O | Symbol | I/O | Symbol | I/O |
| 112 | 136 | PVcc | | | | | | | |
| 113 | 137 | PD7 | I(s)/O | D7 | I/O | MISO1 | I(s)/O | TxD4 | 0 |
| 114 | 138 | Vss | | - | | | | | |
| 115 | 139 | PD8 | I(s)/O | D8 | I/O | SD_CD | I(s) | TIOC0A | I(s)/O |
| 116 | 140 | PD9 | I(s)/O | D9 | I/O | SD_WP | I(s) | TIOC1A | I(s)/O |
| 117 | 141 | PD10 | I(s)/O | D10 | I/O | SD_D1 | I(s)/O | TIOC2A | I(s)/O |
| 118 | 142 | PD11 | I(s)/O | D11 | I/O | SD_D0 | I(s)/O | TIOC3A | I(s)/O |
| 119 | 143 | PD12 | I(s)/O | D12 | I/O | SD_CLK | 0 | IRQ2 | l(s) |
| 120 | 144 | PD13 | I(s)/O | D13 | I/O | SD_CMD | I(s)/O | IRQ3 | l(s) |

| 011-004 | 0.1. | Fun | ction 5 | Func | Function 6 | | Function 7 | | ASE Function | |
|-------------------|-------------------|--------|---------|--------|------------|--------|------------|--------|--------------|---|
| SH726A Pin No. | SH726B Pin No. | Symbol | I/O | Symbol | I/O | Symbol | I/O | Symbol | I/O | diagram Figure 1.3 |
| 112 | 136 | | | | | | | | | |
| 113 | 137 | RTS2 | I(s)/O | | _ | | _ | | _ | (8) |
| 114 | 138 | | | | | | | | | |
| 115 | 139 | _ | _ | | _ | | _ | | _ | (8) |
| 116 | 140 | _ | _ | | _ | | _ | | _ | (8) |
| 117 | 141 | _ | _ | | _ | | _ | | _ | (8) |
| 118 | 142 | _ | _ | | _ | | _ | | _ | (8) |
| 119 | 143 | _ | _ | | _ | | _ | _ | _ | (8) |
| 120 | 144 | _ | = | | _ | | _ | _ | _ | (8) |

[Legend]

(s): Schmitt(a): Analog(o): Open drain(5t): 5-V tolerant



Figure 1.3 (1) Simplified Circuit Diagram (Schmitt Input Buffer)




Figure 10.12 Burst Read Wait Specification Timing (CAS Latency 2, WTRCD[1:0] = 1 Cycle, Auto Pre-Charge)

(1) Example of Complementary PWM Mode Setting Procedure

An example of the complementary PWM mode setting procedure is shown in figure 12.38.




Figure 12.38 Example of Complementary PWM Mode Setting Procedure

Section 15 Realtime Clock

This LSI has a realtime clock and a 4-MHz crystal oscillator.

15.1 Features

- Clock and calendar functions (BCD format): Seconds, minutes, hours, date, day of the week, month, and year.
- 1-Hz to 64-Hz timer (binary format)
 64-Hz counter indicates the state of the divider circuit between 64 Hz and 1 Hz
- Start/stop function
- 30-second adjust function
- Alarm interrupt: Frame comparison of seconds, minutes, hours, date, day of the week, month, and year can be used as conditions for the alarm interrupt
- Periodic interrupts: the interrupt cycle may be 1/64 second, 1/16 second, 1/4 second, 1/2 second, 1 second, or 2 seconds
- Carry interrupt: a carry interrupt indicates when a carry occurs during a counter read
- Automatic leap year adjustment
- Any of the external clock signal dedicated for the clock function or the internal signal can be selected as the operating clock signal for the clock function.
- Recovery from deep standby mode can be performed by an alarm interrupt.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|------------------|--------|---|
| 5 | TDFE | 1 | R/(W)* | Transmit FIFO Data Empty |
| | | | | Indicates that data has been transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), the quantity of data in SCFTDR has become less than the transmission trigger number specified by the TTRG[1:0] bits in the FIFO control register (SCFCR), and writing of transmit data to SCFTDR is enabled. |
| | | | | The quantity of transmit data written to SCFTDR is greater than the specified transmission trigger number |
| | | | | [Clearing conditions] |
| | | | | TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR after 1 is read from TDFE and then 0 is written |
| | | | | TDFE is cleared to 0 when direct memory access controller is activated by transmit FIFO data empty interrupt (TXI) and write data exceeding the specified transmission trigger number to SCFTDR |
| | | | | 1: The quantity of transmit data in SCFTDR is less than or equal to the specified transmission trigger number* ¹ |
| | | | | [Setting conditions] |
| | | | | TDFE is set to 1 by a power-on reset |
| | | | | TDFE is set to 1 when the quantity of transmit data in SCFTDR becomes less than or equal to the specified transmission trigger number as a result of transmission |
| | | | | Note: 1. Since SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be written when TDFE is 1 is "16 minus the specified transmission trigger number". If an attempt is made to write additional data, the data is ignored. The quantity of data in SCFTDR is indicated by the upper 8 bits of SCFDR. |

SSL control function

One SSL signal for each channel

In master mode, outputs SSL signal.

In slave mode, inputs SSL signal.

Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay)

Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)

Controllable delay from RSPCK stoppage to SSL output negation (SSL negation delay)

Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)

Controllable wait for next-access SSL output assertion (next-access delay)

Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)

Function for changing SSL polarity

Control in master transfer

A transfer of up to four commands can be executed sequentially in looped execution.

For each command, the following can be set:

SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, LSB/MSB first, burst, RSPCK delay, SSL negation delay, and next-access delay.

A transfer can be initiated by writing to the transmit buffer.

A transfer can be initiated by clearing the SPTEF bit.

MOSI signal value specifiable in SSL negation

• Interrupt sources

Maskable interrupt sources:

Receive interrupt (receive buffer full)

Transmit interrupt (transmit buffer empty)

Error interrupt (mode fault, overrun)

Others

Provides loop back mode

Provides a function for disabling (initializing) this module




Figure 18.19 Transfer Format Example with 1-Bit Data Size and Two Serial Flash Memories Connected

19.5 Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP recognition, and arbitration lost/overrun error. Table 19.4 shows the contents of each interrupt request.

Table 19.4 Interrupt Requests

| Interrupt Request | Abbreviation | Interrupt Condition | I ² C Bus Format | Clocked Synchronous Serial Format |
|------------------------------------|--------------|----------------------------|--------------------------------|--------------------------------------|
| Transmit data Empty | TXI | (TDRE = 1) • (TIE = 1) | V | \checkmark |
| Transmit end | TEI | (TEND = 1) • (TEIE = 1) | V | |
| Receive data full | RXI | (RDRF = 1) • (RIE = 1) | V | \checkmark |
| STOP recognition | STPI | (STOP = 1) • (STIE = 1) | V | _ |
| NACK detection | NAKI | {(NACKF = 1) + (AL = 1)} ● | V | _ |
| Arbitration lost/ overrun error | | (NAKIE = 1) | √ | 1 |

When the interrupt condition described in table 19.4 is 1, the CPU executes an interrupt exception handling. Note that a TXI or RXI interrupt can activate the direct memory access controller if the setting for direct memory access controller activation has been made. In such a case, an interrupt request is not sent to the CPU. Interrupt sources should be cleared in the exception handling. The TDRE and TEND bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may be transmitted.

(1) Reception Using Direct Memory Access Controller




Figure 20.25 Reception Using Direct Memory Access Controller

| | | Initial | | |
|--------|----------|---------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 2 to 0 | MD_SEC | 010 | R/W | Sector Type |
| | [2:0] | | | 000: Setting prohibited |
| | | | | 001: Mode 0 |
| | | | | 010: Mode 1 |
| | | | | 011: Long (Mode 0, Mode 1, or Mode 2 with no EDC/ECC data) |
| | | | | 100: Setting prohibited |
| | | | | 101: Mode 2 Form 1 |
| | | | | 110: Mode 2 Form 2 |
| | | | | 111: Mode 2 with automatic form detection |
| | | | | If the form cannot be determined when set to B'111, it is processed as Mode 2 not XA. |

25.3.4 EDC/ECC Check Control Register (CROMCTL1)

The EDC/ECC check control register (CROMCTL1) controls EDC/ECC checking. The setting of this register becomes valid at the sector-to-sector transition

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------------|-----|----------|-----|-----|-----|-------|----------|
| | M2F2 EDC | М | D_DEC[2: | 0] | - | - | MD_PQ | REP[1:0] |
| Initial value: | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| R/W⋅ | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|------------------|-----|---|
| 7 | M2F2EDC | 1 | R/W | For Mode 2 Form 2, disables the EDC function for sectors where all bits of the EDC are 0. |
| | | | | When this bit set to 1 and all bits of the EDC for a Mode 2 Form 2 sector are 0, an IERR interrupt is not generated even if the result of EDC checking is 'fail'. |

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|------------------|-----|---|
| 4 | ST_ | 0 | R | Indicates that error correction was not possible. |
| | ECCNG | | | This bit is also set to 1 on detection of a short sector. |
| 3 | ST_ECCP | 0 | R | Indicates that P-parity errors were not corrected in ECC correction. |
| | | | | This bit is only valid when synchronization is normal (the sector is neither short nor long). |
| | | | | This bit is set to 1 when the result of syndrome calculation for P parity is non-0. |
| 2 | ST_ECCQ | 0 | R | Indicates that Q-parity errors were not corrected in ECC correction. |
| | | | | This bit is only valid when synchronization is normal (the sector is neither short nor long). |
| | | | | This bit is set to 1 when the result of syndrome calculation for Q parity is other than all 0s. |
| 1 | ST_EDC1 | 0 | R | Indicates that the result of the EDC check before ECC correction was 'fail'. |
| | | | | This bit is also set to 1 if a short sector is encountered while EDC is enabled. |
| 0 | ST_EDC2 | 0 | R | Indicates that the result of the EDC check after ECC correction was 'fail'. |
| | | | | · |

Figure 26.1 shows a block diagram of the A/D converter.




Figure 26.1 Block Diagram of A/D Converter

| Bit | Bit Name | Initial Value | R/W | Description |
|---------|--------------|------------------|-----|---|
| 15 to 0 | TRNCNT[15:0] | All 0 | R/W | This module increments the value of these bits by one when all of the following conditions are satisfied on receiving the packet. |
| | | | | • TRENB is 1. |
| | | | | (TRNCNT set value ≠ current counter value + 1) on receiving the packet. |
| | | | | The payload of the received packet agrees with the set value in the MXPS bits. |
| | | | | This module clears the value of these bits to 0 when any of the following conditions are satisfied. |
| | | | | All the following conditions are satisfied. |
| | | | | TRENB is 1. |
| | | | | (TRNCNT set value = current counter value + 1) on receiving the packet. |
| | | | | The payload of the received packet agrees with the set value in the MXPS bits. |
| | | | | All the following conditions are satisfied. |
| | | | | TRENB is 1. |
| | | | | This module has received a short packet. |
| | | | | The following condition is satisfied. |
| | | | | The TRCLR bit has been set to 1. |
| | | | | For the pipe in the transmitting direction, set these bits to 0. |
| | | | | When the transaction counter is not used, set these bits to 0. |
| | | | | Modify these bits while TRENB is 0. |
| | | | | To modify the value of these bits, set TRNCNT to 1 before setting TRENB to 1. |

The interval counting starts at the different timing depending on the IITV bit setting (similar to the timing during OUT transfers).

The interval counting is cleared on any of the following conditions in function controller mode.

- When a power-on reset is applied.
- When the ACLRM bit is set to 1.
- When this module detects a USB bus reset.

(4) Setup of Data to be Transmitted using Isochronous Transfer when the Function Controller Function is Selected

With isochronous data transmission using this module in function controller function, after data has been written to the buffer memory, a data packet can be sent with the next frame in which an SOF packet is detected. This function is called the isochronous transfer transmission data setup function, and it makes it possible to designate the frame from which transmission began.

If a double buffer is used for the buffer memory, transmission will be enabled for only one of the two buffers even after the writing of data to both buffers has been completed, that buffer memory being the one to which the data writing was completed first. For this reason, even if multiple IN tokens are received, the only buffer memory that can be sent is one packet's worth of data.

When an IN token is received, if the buffer memory is in the transmission enabled state, this module transmits the data. If the buffer memory is not in the transmission enabled state, however, a zero-length packet is sent and an underrun error occurs.

Figure 27.12 shows an example of transmission using the isochronous transfer transmission data setup function with this module, when IITV = 0 (every frame) has been set.

| | | Value | R/W | Description |
|-----|-------|-------|-----|--|
| 6 I | RTCAR | 0 | R/W | Cancel by Realtime Clock Alarm Interrupt |
| | | | | Deep standby mode is not canceled by a realtime clock alarm interrupt. |
| | | | | 1: Deep standby mode is canceled by a realtime clock alarm interrupt. |
| 5 I | PC8 | 0 | R/W | Cancel by Change on PC8 |
| | | | | 0: Deep standby mode is not canceled by change on the PC8 pin. |
| | | | | Deep standby mode is canceled by change on the PC8 pin. |
| 4 I | PC7 | 0 | R/W | Cancel by Change on PC7 |
| | | | | 0: Deep standby mode is not canceled by change on the PC7 pin. |
| | | | | 1: Deep standby mode is canceled by change on the PC7 pin. |
| 3 I | PC6 | 0 | R/W | Cancel by Change on PC6 |
| | | | | 0: Deep standby mode is not canceled by change on the PC6 pin. |
| | | | | 1: Deep standby mode is canceled by change on the PC6 pin. |
| 2 I | PC5 | 0 | R/W | Cancel by Change on PC5 |
| | | | | 0: Deep standby mode is not canceled by change on the PC5 pin. |
| | | | | 1: Deep standby mode is canceled by change on the PC5 pin. |
| 1 I | PJ13 | 0 | R/W | Cancel by Change on PJ13 |
| | | | | 0: Deep standby mode is not canceled by change on the PJ13 pin. |
| | | | | 1: Deep standby mode is canceled by change on the PJ13 pin. |
| - | | | | Note: This bit can be used only in the SH726B. |

| Module Name | Register Name | Abbreviation | Number of Bits | Address | Access Size |
|-------------------------|--|--------------|----------------|------------|----------------|
| Renesas serial | Pin control register_1 | SPPCR_1 | 8 | H'FFFF8802 | 8, 16 |
| peripheral interface | Status register_1 | SPSR_1 | 8 | H'FFFF8803 | 8, 16 |
| interface | Data register_1 | SPDR_1 | 32 | H'FFFF8804 | 8, 16, 32 |
| | Sequence control register_1 | SPSCR_1 | 8 | H'FFFF8808 | 8, 16 |
| | Sequence status register_1 | SPSSR_1 | 8 | H'FFFF8809 | 8, 16 |
| | Bit rate register_1 | SPBR_1 | 8 | H'FFFF880A | 8, 16 |
| | Data control register_1 | SPDCR_1 | 8 | H'FFFF880B | 8, 16 |
| | Clock delay register_1 | SPCKD_1 | 8 | H'FFFF880C | 8, 16 |
| | Slave select negation delay register_1 | SSLND_1 | 8 | H'FFFF880D | 8, 16 |
| | Next-access delay register_1 | SPND_1 | 8 | H'FFFF880E | 8 |
| | Command register_10 | SPCMD_10 | 16 | H'FFFF8810 | 16 |
| | Command register_11 | SPCMD_11 | 16 | H'FFFF8812 | 16 |
| | Command register_12 | SPCMD_12 | 16 | H'FFFF8814 | 16 |
| | Command register_13 | SPCMD_13 | 16 | H'FFFF8816 | 16 |
| | Buffer control register_1 | SPBFCR_1 | 8 | H'FFFF8820 | 8, 16 |
| | Buffer data count setting register_1 | SPBFDR_1 | 16 | H'FFFF8822 | 16 |
| | Control register_2 | SPCR_2 | 8 | H'FFFFB000 | 8, 16 |
| | Slave select polarity register_2 | SSLP_2 | 8 | H'FFFFB001 | 8, 16 |
| | Pin control register_2 | SPPCR_2 | 8 | H'FFFFB002 | 8, 16 |
| | Status register_2 | SPSR_2 | 8 | H'FFFFB003 | 8, 16 |
| | Data register_2 | SPDR_2 | 32 | H'FFFFB004 | 8, 16, 32 |
| | Sequence control register_2 | SPSCR_2 | 8 | H'FFFFB008 | 8, 16 |
| | Sequence status register_2 | SPSSR_2 | 8 | H'FFFFB009 | 8, 16 |
| | Bit rate register_2 | SPBR_2 | 8 | H'FFFFB00A | 8, 16 |
| | Data control register_2 | SPDCR_2 | 8 | H'FFFFB00B | 8, 16 |
| | Clock delay register_2 | SPCKD_2 | 8 | H'FFFFB00C | 8, 16 |
| | Slave select negation delay register_2 | SSLND_2 | 8 | H'FFFFB00D | 8, 16 |
| | Next-access delay register_2 | SPND_2 | 8 | H'FFFFB00E | 8 |
| | Command register_20 | SPCMD_20 | 16 | H'FFFFB010 | 16 |
| | Command register_21 | SPCMD_21 | 16 | H'FFFFB012 | 16 |
| | Command register_22 | SPCMD_22 | 16 | H'FFFFB014 | 16 |

| Ta > 50 °C | Item | | Power Supply | Symbol | Тур. | Max. | Unit | Test Conditions | | |
|--|--------------|------------|--------------|---------|--|------|------|-----------------------|--|--|
| In deep | | | | Pldstby | 3.5 | 16 | μΑ | RTC is not operating | | |
| 0.8 | in deep | | | | 7.5 | 20 | μА | | | |
| 1 — mA EXTAL 12 MHz selected Small gain*¹ 3.5 — mA EXTAL 48 MHz selected Large gain*¹ Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 Kbytes retained, RTC_X1 external selected*² 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selected*² 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected*² 8 56 μA RAM 32 Kbytes retained, RTC_X1 external selected*² 14 95 μA RAM 64 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 2 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref Pldstby AVref 1 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 external selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ | cianas, meas | | | | 0.8 | | mA | RTC_X1 4 MHz selected | | |
| Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 K bytes retained, RTC_X1 external selectede ^{2*} 3.5 27 μA RAM 16 K bytes retained, RTC_X1 external selectede ^{3*} 5 37 μA RAM 32 K bytes retained, RTC_X1 external selectede ^{3*} 8 56 μA RAM 64 K bytes retained, RTC_X1 external selectede ^{3*} 14 95 μA RAM 18 K bytes retained, RTC_X1 external selectede ^{3*} When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 1 μA RTC_X1 external selectede ^{3*} 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selectede ^{3*} 1 — πA EXTAL 12 MHz selected Small gain* 1 1 — πA EXTAL 12 MHz selected Small gain* 1 | | | | | | | | Small gain*1 | | |
| Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 Kbytes retained, RTC_X1 external selectede* 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selectede* 3.5 37 μA RAM 32 Kbytes retained, RTC_X1 external selectede* 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selectede* 14 95 μA RAM 18 Kbytes retained, RTC_X1 external selectede* When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 2 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selectede* 3.5 — mA EXTAL 12 MHz selected Small gain* 10 mA EXTAL 18 MHz selected Small gain* 10 mA EXTAL 18 MHz selected | | | | | 1 | _ | mA | EXTAL 12 MHz selected | | |
| Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 | | | | | | | | Small gain*1 | | |
| Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 Kbytes retained, RTC_X1 external selected*² 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selected*² 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected*² 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected*² 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 1 μA RTC_X1 external selected*² 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected | | | | | 3.5 | _ | mA | EXTAL 48 MHz selected | | |
| RTC_X1 external selected** 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selected** 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected** 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected** 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected** When EXTAL 12 MHz is selected.5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected selected** 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1 | | | | | | | | Large gain*1 | | |
| RTC_X1 external selectede** 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected** 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected** 14 95 μA RAM 64 Kbytes retained, RTC_X1 external selected** When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected** 0.8 — mA RTC_X1 4 MHz selected Small gain** 1 — mA EXTAL 12 MHz selected Small gain** 1 — mA EXTAL 12 MHz selected Small gain** | | Ta ≤ 50 °C | Vcc + PLLVcc | Idstby | 2 | 17 | μΑ | RTC_X1 external | | |
| RTC_X1 external selected*² 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected*² 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 3.5 — mA EXTAL 48 MHz selected | | | | | 3.5 | 27 | μА | RTC_X1 external | | |
| RTC_X1 external selected*² 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ | | | | | 5 | 37 | μА | RTC_X1 external | | |
| RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref Pldstby 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ | | | | | 8 | 56 | μА | RTC_X1 external | | |
| are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected* 0.8 — mA RTC_X1 4 MHz selected Small gain* 1 — mA EXTAL 12 MHz selected Small gain* 1 — mA EXTAL 12 MHz selected Small gain* 1 — mA EXTAL 48 MHz selected Small gain* | | | | | 14 | 95 | μА | RTC_X1 external | | |
| μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*2 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1 3.5 — mA EXTAL 48 MHz selected | | | | | are added to the "Typ." and "Max." values above, | | | | | |
| PVcc + AVcc + Pldstby AVref Pldstby AVref 3 12 μA RTC is not operating RTC_X1 external selected*2 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1 3.5 — mA EXTAL 48 MHz selected | | | | | μA are added to the "Typ." and "Max." values | | | | | |
| AVref 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 3.5 — mA EXTAL 48 MHz selected | | | | | μA are added to the "Typ." and "Max." values | | | | | |
| 7 16 μA RTC_X1 external selected* ² 0.8 — mA RTC_X1 4 MHz selected Small gain* ¹ 1 — mA EXTAL 12 MHz selected Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected | | | | Pldstby | 3 | 12 | μΑ | RTC is not operating | | |
| Small gain* ¹ 1 — mA EXTAL 12 MHz selected Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected | | | AVref | | 7 | 16 | μА | | | |
| 1 — mA EXTAL 12 MHz selected Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected | | | | | 0.8 | _ | mA | | | |
| Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected | | | | | 1 | | mA | | | |
| 3.5 — mA EXTAL 48 MHz selected | | | | | • | | , . | | | |
| | | | | | 3.5 | | mA | | | |
| | | | | | - | | | | | |

35.4 AC Characteristics

Signals input to this LSI are basically handled as signals in synchronization with a clock. The setup and hold times for input pins must be followed.

• Conditions for AC characteristics

$$V_{cc} = PLLV_{cc} = 1.15$$
 to 1.35 V, $PV_{cc} = 3.0$ to 3.6 V, $AV_{cc} = 3.0$ to 3.6 V, $V_{ss} = AV_{ss} = 0$ V, $T_a = -40$ to 85 °C

Table 35.4 Operating Frequency

| Item | | Symbol | Min. | Max. | Unit | Remarks |
|-----------|-----------------------|--------|-------|--------|------|---------|
| | CPU clock (Ιφ) | f | 60.00 | 216.00 | MHz | |
| frequency | Bus clock (Βφ) | _ | 60.00 | 72.00 | MHz | |
| | Peripheral clock (Pφ) | _ | 15.00 | 36.00 | MHz | _ |

35.4.1 Clock Timing

Table 35.5 Clock Timing

| Item | Symbol | Min. | Max. | Unit | Figure |
|--|------------------|------------------|--------|------|-------------------|
| EXTAL clock input frequency (clock mode is 0) | f _E x | 10.00 | 12.00 | MHz | Figure |
| EXTAL clock input cycle time (clock mode is 0) | texcyc | 83.33 | 100.00 | ns | - 35.1 |
| EXTAL clock input frequency (clock mode is 1) (when EXTAL is supplied to USB 2.0 host/function module) | fex | 48 MHz ± 500 ppm | | | |
| EXTAL clock input frequency (clock mode is 1) (when EXTAL isn't supplied to USB 2.0 host/function module) | _ | 40.00 | 48.00 | MHz | _ |
| EXTAL clock input cycle time (clock mode is 1) (when EXTAL isn't supplied to USB 2.0 host/function module) | texcyc | 20.83 | 25.00 | ns | _ |
| AUDIO_X1 clock input frequency (crystal resonator connected) | f _E X | 10.00 | 50.00 | MHz | _ |
| AUDIO_X1 clock input cycle time (crystal resonator connected) | t EXcyc | 20.00 | 100.00 | ns | _ |
| AUDIO_X1, AUDIO_CLK clock input frequency (external clock input) | f _E x | 1.00 | 50.00 | MHz | _ |




Figure A.2 Package Dimensions of the SH726A (2)