



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | STM8                                                                                                                                                    |
| Core Size                  | 8-Bit                                                                                                                                                   |
| Speed                      | 16MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART                                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT                                                                                                          |
| Number of I/O              | 41                                                                                                                                                      |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | 1K x 8                                                                                                                                                  |
| RAM Size                   | 2K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                             |
| Data Converters            | A/D 25x12b; D/A 1x12b                                                                                                                                   |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 48-LQFP                                                                                                                                                 |
| Supplier Device Package    | 48-LQFP (7x7)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151c4t3">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151c4t3</a> |

|           |                                                                                                                  |     |
|-----------|------------------------------------------------------------------------------------------------------------------|-----|
| Table 47. | TS characteristics . . . . .                                                                                     | 104 |
| Table 48. | Comparator 1 characteristics . . . . .                                                                           | 104 |
| Table 49. | Comparator 2 characteristics . . . . .                                                                           | 105 |
| Table 50. | DAC characteristics . . . . .                                                                                    | 106 |
| Table 51. | DAC accuracy . . . . .                                                                                           | 107 |
| Table 52. | DAC output on PB4-PB5-PB6 . . . . .                                                                              | 107 |
| Table 53. | ADC1 characteristics . . . . .                                                                                   | 108 |
| Table 54. | ADC1 accuracy with VDDA = 3.3 V to 2.5 V . . . . .                                                               | 110 |
| Table 55. | ADC1 accuracy with VDDA = 2.4 V to 3.6 V . . . . .                                                               | 110 |
| Table 56. | ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V . . . . .                                                       | 110 |
| Table 57. | R <sub>AIN</sub> max for f <sub>ADC</sub> = 16 MHz . . . . .                                                     | 112 |
| Table 58. | EMS data . . . . .                                                                                               | 114 |
| Table 59. | EMI data . . . . .                                                                                               | 115 |
| Table 60. | ESD absolute maximum ratings . . . . .                                                                           | 115 |
| Table 61. | Electrical sensitivities . . . . .                                                                               | 115 |
| Table 62. | LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package<br>mechanical data . . . . .                             | 117 |
| Table 63. | UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat<br>package mechanical data . . . . . | 121 |
| Table 64. | LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package<br>mechanical data . . . . .                             | 124 |
| Table 65. | UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat<br>package mechanical data . . . . .   | 127 |
| Table 66. | UFQFPN28 - 28-lead, 4 x 4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat<br>package mechanical data . . . . . | 129 |
| Table 67. | WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale<br>package mechanical data . . . . .     | 133 |
| Table 68. | Thermal characteristics . . . . .                                                                                | 135 |
| Table 69. | Document revision history . . . . .                                                                              | 137 |

## 2 Description

The medium-density STM8L151x4/6 and STM8L152x4/6 devices are members of the STM8L ultra-low-power 8-bit family. The medium-density STM8L15x family operates from 1.8 V to 3.6 V (down to 1.65 V at power down) and is available in the -40 to +85 °C and -40 to +125 °C temperature ranges.

The medium-density STM8L15x ultra-low-power family features the enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-Application debugging and ultra-fast Flash programming.

All medium-density STM8L15x microcontrollers feature embedded data EEPROM and low-power, low-voltage, single-supply program Flash memory.

They incorporate an extensive range of enhanced I/Os and peripherals.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

Six different packages are proposed from 28 to 48 pins. Depending on the device chosen, different sets of peripherals are included.

All STM8L ultra-low-power products are based on the same architecture with the same memory mapping and a coherent pinout.

## 3.4 Clock management

The clock controller distributes the system clock (SYSCLK) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

### Features

- **Clock prescaler:** to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock sources:** 4 different clock sources can be used to drive the system clock:
  - 1-16 MHz High speed external crystal (HSE)
  - 16 MHz High speed internal RC oscillator (HSI)
  - 32.768 kHz Low speed external crystal (LSE)
  - 38 kHz Low speed internal RC (LSI)
- **RTC and LCD clock sources:** the above four sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** This feature can be enabled by software. If a HSE clock failure occurs, the system clock is automatically switched to HSI.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

Table 4. Legend/abbreviation for table 5

| Type                           | I= input, O = output, S = power supply                                                                                                                                                               |                                                      |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|
| Level                          | FT                                                                                                                                                                                                   | Five-volt tolerant                                   |
|                                | TT                                                                                                                                                                                                   | 3.6 V tolerant                                       |
|                                | Output                                                                                                                                                                                               | HS = high sink/source (20 mA)                        |
| Port and control configuration | Input                                                                                                                                                                                                | float = floating, wpu = weak pull-up                 |
|                                | Output                                                                                                                                                                                               | T = true open drain, OD = open drain, PP = push pull |
| Reset state                    | Bold X (pin state after reset release).<br>Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state). |                                                      |

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description

| Pin number      |                 |          |         | Pin name                                                                                         | Type | I/O level         | Input    |     |                | Output           |    |    | Main function (after reset) | Default alternate function                                                                                          |
|-----------------|-----------------|----------|---------|--------------------------------------------------------------------------------------------------|------|-------------------|----------|-----|----------------|------------------|----|----|-----------------------------|---------------------------------------------------------------------------------------------------------------------|
| LQFP48/UFQFPN48 | LQFP32/UFQFPN32 | UFQFPN28 | WLCSP28 |                                                                                                  |      |                   | floating | wpu | Ext. interrupt | High sink/source | OD | PP |                             |                                                                                                                     |
| 2               | 1               | 1        | C3      | NRST/PA1 <sup>(1)</sup>                                                                          | I/O  |                   |          | X   |                | HS               |    | X  | <b>Reset</b>                | PA1                                                                                                                 |
| 3               | 2               | 2        | B4      | PA2/OSC_IN/<br>[USART1_TX] <sup>(4)</sup> /<br>[SPI1_MISO] <sup>(4)</sup>                        | I/O  |                   | X        | X   | X              | HS               | X  | X  | <b>Port A2</b>              | HSE oscillator input /<br>[USART1 transmit] /<br>[SPI1 master in- slave out] /                                      |
| 4               | 3               | 3        | C4      | PA3/OSC_OUT/[USART1_RX] <sup>(4)</sup> /<br>[SPI1_MOSI] <sup>(4)</sup>                           | I/O  |                   | X        | X   | X              | HS               | X  | X  | <b>Port A3</b>              | HSE oscillator output /<br>[USART1 receive] / [SPI1 master out/slave in] /                                          |
| 5               | -               | -        | -       | PA4/TIM2_BKIN/<br>LCD_COM0 <sup>(2)</sup> /ADC1_IN2/<br>COMP1_INP                                | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port A4</b>              | Timer 2 - break input /<br>LCD_COM 0 / ADC1 input 2 / Comparator 1 positive input                                   |
| -               | 4               | 4        | D3      | PA4/TIM2_BKIN/<br>[TIM2_ETR] <sup>(4)</sup> /<br>LCD_COM0 <sup>(2)</sup> /<br>ADC1_IN2/COMP1_INP | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port A4</b>              | Timer 2 - break input /<br>[Timer 2 - external trigger] / LCD_COM 0 /<br>ADC1 input 2 / Comparator 1 positive input |
| 6               | -               | -        | -       | PA5/TIM3_BKIN/<br>LCD_COM1 <sup>(2)</sup> /ADC1_IN1/<br>COMP1_INP                                | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port A5</b>              | Timer 3 - break input /<br>LCD_COM 1 / ADC1 input 1/<br>Comparator 1 positive input                                 |

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

| Pin number      |                 |          |         | Pin name                                                                                         | Type | I/O level | Input            |                  |                | Output           |    |    | Main function (after reset) | Default alternate function                                                                                                   |
|-----------------|-----------------|----------|---------|--------------------------------------------------------------------------------------------------|------|-----------|------------------|------------------|----------------|------------------|----|----|-----------------------------|------------------------------------------------------------------------------------------------------------------------------|
| LQFP48/UFQFPN48 | LQFP32/UFQFPN32 | UFQFPN28 | WLCSP28 |                                                                                                  |      |           | floating         | wpu              | Ext. interrupt | High sink/source | OD | PP |                             |                                                                                                                              |
| -               | 5               | 5        | D4      | PA5/TIM3_BKIN/<br>[TIM3_ETR] <sup>(4)</sup> /<br>LCD_COM1 <sup>(2)</sup> /ADC1_IN1/<br>COMP1_INP | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | Port A5                     | Timer 3 - break input /<br>[Timer 3 - external<br>trigger] / LCD_COM 1 /<br>ADC1 input 1 /<br>Comparator 1 positive<br>input |
| 7               | 6               | -        | -       | PA6/[ADC1_TRIG] <sup>(4)</sup> /<br>LCD_COM2 <sup>(2)</sup> /ADC1_IN0/<br>COMP1_INP              | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | Port A6                     | [ADC1 - trigger] /<br>LCD_COM2 /<br>ADC1 input 0 /<br>Comparator 1 positive<br>input                                         |
| 8               | -               | -        | -       | PA7/LCD_SEG0 <sup>(2)(5)</sup>                                                                   | I/O  | FT        | X                | X                | X              | HS               | X  | X  | Port A7                     | LCD segment 0                                                                                                                |
| 24              | 13              | 12       | E3      | PB0 <sup>(6)</sup> /TIM2_CH1/<br>LCD_SEG10 <sup>(2)</sup> /<br>ADC1_IN18/COMP1_INP               | I/O  | TT<br>(3) | X <sup>(6)</sup> | X <sup>(6)</sup> | X              | HS               | X  | X  | Port B0                     | Timer 2 - channel 1 /<br>LCD segment 10 /<br>ADC1_IN18 /<br>Comparator 1 positive<br>input                                   |
| 25              | 14              | 13       | G1      | PB1/TIM3_CH1/<br>LCD_SEG11 <sup>(2)</sup> /<br>ADC1_IN17/COMP1_INP                               | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | Port B1                     | Timer 3 - channel 1 /<br>LCD segment 11 /<br>ADC1_IN17 /<br>Comparator 1 positive<br>input                                   |
| 26              | 15              | 14       | F2      | PB2/ TIM2_CH2/<br>LCD_SEG12 <sup>(2)</sup> /<br>ADC1_IN16/COMP1_INP                              | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | Port B2                     | Timer 2 - channel 2 /<br>LCD segment 12 /<br>ADC1_IN16/<br>Comparator 1 positive<br>input                                    |
| 27              | -               | -        | -       | PB3/TIM2_ETR/<br>LCD_SEG13 <sup>(2)</sup> /<br>ADC1_IN15/COMP1_INP                               | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | Port B3                     | Timer 2 - external trigger<br>/ LCD segment 13<br>/ADC1_IN15 /<br>Comparator 1 positive<br>input                             |

Table 9. General hardware register map (continued)

| Address                   | Block | Register label            | Register name                        | Reset status        |
|---------------------------|-------|---------------------------|--------------------------------------|---------------------|
| 0x00 5140                 | RTC   | RTC_TR1                   | Time register 1                      | 0x00                |
| 0x00 5141                 |       | RTC_TR2                   | Time register 2                      | 0x00                |
| 0x00 5142                 |       | RTC_TR3                   | Time register 3                      | 0x00                |
| 0x00 5143                 |       | Reserved area (1 byte)    |                                      |                     |
| 0x00 5144                 |       | RTC_DR1                   | Date register 1                      | 0x01                |
| 0x00 5145                 |       | RTC_DR2                   | Date register 2                      | 0x21                |
| 0x00 5146                 |       | RTC_DR3                   | Date register 3                      | 0x00                |
| 0x00 5147                 |       | Reserved area (1 byte)    |                                      |                     |
| 0x00 5148                 |       | RTC_CR1                   | Control register 1                   | 0x00                |
| 0x00 5149                 |       | RTC_CR2                   | Control register 2                   | 0x00                |
| 0x00 514A                 |       | RTC_CR3                   | Control register 3                   | 0x00                |
| 0x00 514B                 |       | Reserved area (1 byte)    |                                      |                     |
| 0x00 514C                 |       | RTC_ISR1                  | Initialization and status register 1 | 0x00                |
| 0x00 514D                 |       | RTC_ISR2                  | Initialization and Status register 2 | 0x00                |
| 0x00 514E<br>0x00 514F    |       | Reserved area (2 bytes)   |                                      |                     |
| 0x00 5150                 |       | RTC_SPRERH <sup>(1)</sup> | Synchronous prescaler register high  | 0x00 <sup>(1)</sup> |
| 0x00 5151                 |       | RTC_SPRERL <sup>(1)</sup> | Synchronous prescaler register low   | 0xFF <sup>(1)</sup> |
| 0x00 5152                 |       | RTC_APRER <sup>(1)</sup>  | Asynchronous prescaler register      | 0x7F <sup>(1)</sup> |
| 0x00 5153                 |       | Reserved area (1 byte)    |                                      |                     |
| 0x00 5154                 |       | RTC_WUTRH <sup>(1)</sup>  | Wakeup timer register high           | 0xFF <sup>(1)</sup> |
| 0x00 5155                 |       | RTC_WUTRL <sup>(1)</sup>  | Wakeup timer register low            | 0xFF <sup>(1)</sup> |
| 0x00 5156 to<br>0x00 5158 |       | Reserved area (3 bytes)   |                                      |                     |
| 0x00 5159                 |       | RTC_WPR                   | Write protection register            | 0x00                |
| 0x00 515A<br>0x00 515B    |       | Reserved area (2 bytes)   |                                      |                     |
| 0x00 515C                 |       | RTC_ALRMAR1               | Alarm A register 1                   | 0x00                |
| 0x00 515D                 |       | RTC_ALRMAR2               | Alarm A register 2                   | 0x00                |
| 0x00 515E                 |       | RTC_ALRMAR3               | Alarm A register 3                   | 0x00                |
| 0x00 515F                 |       | RTC_ALRMAR4               | Alarm A register 4                   | 0x00                |
| 0x00 5160 to<br>0x00 51FF |       | Reserved area (160 bytes) |                                      |                     |

Table 9. General hardware register map (continued)

| Address                      | Block                    | Register label | Register name               | Reset status |
|------------------------------|--------------------------|----------------|-----------------------------|--------------|
| 0x00 5230                    | USART1                   | USART1_SR      | USART1 status register      | 0xC0         |
| 0x00 5231                    |                          | USART1_DR      | USART1 data register        | undefined    |
| 0x00 5232                    |                          | USART1_BRR1    | USART1 baud rate register 1 | 0x00         |
| 0x00 5233                    |                          | USART1_BRR2    | USART1 baud rate register 2 | 0x00         |
| 0x00 5234                    |                          | USART1_CR1     | USART1 control register 1   | 0x00         |
| 0x00 5235                    |                          | USART1_CR2     | USART1 control register 2   | 0x00         |
| 0x00 5236                    |                          | USART1_CR3     | USART1 control register 3   | 0x00         |
| 0x00 5237                    |                          | USART1_CR4     | USART1 control register 4   | 0x00         |
| 0x00 5238                    |                          | USART1_CR5     | USART1 control register 5   | 0x00         |
| 0x00 5239                    |                          | USART1_GTR     | USART1 guard time register  | 0x00         |
| 0x00 523A                    |                          | USART1_PSCR    | USART1 prescaler register   | 0x00         |
| 0x00 523B<br>to<br>0x00 524F | Reserved area (21 bytes) |                |                             |              |



Table 10. CPU/SWIM/debug module/interrupt controller registers (continued)

| Address                      | Block                  | Register Label | Register Name                             | Reset Status |
|------------------------------|------------------------|----------------|-------------------------------------------|--------------|
| 0x00 7F90                    | DM                     | DM_BK1RE       | DM breakpoint 1 register extended byte    | 0xFF         |
| 0x00 7F91                    |                        | DM_BK1RH       | DM breakpoint 1 register high byte        | 0xFF         |
| 0x00 7F92                    |                        | DM_BK1RL       | DM breakpoint 1 register low byte         | 0xFF         |
| 0x00 7F93                    |                        | DM_BK2RE       | DM breakpoint 2 register extended byte    | 0xFF         |
| 0x00 7F94                    |                        | DM_BK2RH       | DM breakpoint 2 register high byte        | 0xFF         |
| 0x00 7F95                    |                        | DM_BK2RL       | DM breakpoint 2 register low byte         | 0xFF         |
| 0x00 7F96                    |                        | DM_CR1         | DM Debug module control register 1        | 0x00         |
| 0x00 7F97                    |                        | DM_CR2         | DM Debug module control register 2        | 0x00         |
| 0x00 7F98                    |                        | DM_CSR1        | DM Debug module control/status register 1 | 0x10         |
| 0x00 7F99                    |                        | DM_CSR2        | DM Debug module control/status register 2 | 0x00         |
| 0x00 7F9A                    |                        | DM_ENFCTR      | DM enable function register               | 0xFF         |
| 0x00 7F9B<br>to<br>0x00 7F9F | Reserved area (5 byte) |                |                                           |              |

1. Accessible by debug module only

## 9 Electrical parameters

### 9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to  $V_{SS}$ .

#### 9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25\text{ }^{\circ}\text{C}$  and  $T_A = T_A \text{ max}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics is indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ( $\text{mean} \pm 3\Sigma$ ).

#### 9.1.2 Typical values

Unless otherwise specified, typical data is based on  $T_A = 25\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 3\text{ V}$ . It is given only as design guidelines and is not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ( $\text{mean} \pm 2\Sigma$ ).

#### 9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 10](#).

**Figure 10. Pin loading conditions**





Table 16. Current characteristics

| Symbol                | Ratings                                                                       | Max.     | Unit |
|-----------------------|-------------------------------------------------------------------------------|----------|------|
| $I_{VDD}$             | Total current into $V_{DD}$ power line (source)                               | 80       | mA   |
| $I_{VSS}$             | Total current out of $V_{SS}$ ground line (sink)                              | 80       |      |
| $I_{IO}$              | Output current sunk by IR_TIM pin (with high sink LED driver capability)      | 80       |      |
|                       | Output current sunk by any other I/O and control pin                          | 25       |      |
|                       | Output current sourced by any I/Os and control pin                            | - 25     |      |
| $I_{INJ(PIN)}$        | Injected current on true open-drain pins (PC0 and PC1) <sup>(1)</sup>         | - 5 / +0 | mA   |
|                       | Injected current on five-volt tolerant (FT) pins (PA7 and PE0) <sup>(1)</sup> | - 5 / +0 |      |
|                       | Injected current on 3.6 V tolerant (TT) pins <sup>(1)</sup>                   | - 5 / +0 |      |
|                       | Injected current on any other pin <sup>(2)</sup>                              | - 5 / +5 |      |
| $\Sigma I_{INJ(PIN)}$ | Total injected current (sum of all I/O and control pins) <sup>(3)</sup>       | ± 25     |      |

1. Positive injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 15](#) for maximum allowed input voltage values.
2. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 15](#) for maximum allowed input voltage values.
3. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 17. Thermal characteristics

| Symbol    | Ratings                      | Value       | Unit |
|-----------|------------------------------|-------------|------|
| $T_{STG}$ | Storage temperature range    | -65 to +150 | °C   |
| $T_J$     | Maximum junction temperature | 150         |      |

Figure 15. Typ.  $I_{DD(LPR)}$  vs.  $V_{DD}$  (LSI clock source)

In the following table, data is based on characterization results, unless otherwise specified.

**Table 23. Total current consumption in Low power wait mode at  $V_{DD} = 1.65\text{ V}$  to  $3.6\text{ V}$**


| Symbol        | Parameter                             | Conditions <sup>(1)</sup>                         |                                 |                                       | Typ  | Max  | Unit          |
|---------------|---------------------------------------|---------------------------------------------------|---------------------------------|---------------------------------------|------|------|---------------|
| $I_{DD(LPW)}$ | Supply current in Low power wait mode | LSI RC osc.<br>(at 38 kHz)                        | all peripherals OFF             | $T_A = -40\text{ °C to }25\text{ °C}$ | 3    | 3.3  | $\mu\text{A}$ |
|               |                                       |                                                   |                                 | $T_A = 55\text{ °C}$                  | 3.3  | 3.6  |               |
|               |                                       |                                                   |                                 | $T_A = 85\text{ °C}$                  | 4.4  | 5    |               |
|               |                                       |                                                   |                                 | $T_A = 105\text{ °C}$                 | 6.7  | 8    |               |
|               |                                       |                                                   |                                 | $T_A = 125\text{ °C}$                 | 11   | 14   |               |
|               |                                       |                                                   | with TIM2 active <sup>(2)</sup> | $T_A = -40\text{ °C to }25\text{ °C}$ | 3.4  | 3.7  |               |
|               |                                       |                                                   |                                 | $T_A = 55\text{ °C}$                  | 3.7  | 4    |               |
|               |                                       |                                                   |                                 | $T_A = 85\text{ °C}$                  | 4.8  | 5.4  |               |
|               |                                       |                                                   |                                 | $T_A = 105\text{ °C}$                 | 7    | 8.3  |               |
|               |                                       |                                                   |                                 | $T_A = 125\text{ °C}$                 | 11.3 | 14.5 |               |
|               |                                       | LSE external clock <sup>(3)</sup><br>(32.768 kHz) | all peripherals OFF             | $T_A = -40\text{ °C to }25\text{ °C}$ | 2.35 | 2.7  |               |
|               |                                       |                                                   |                                 | $T_A = 55\text{ °C}$                  | 2.42 | 2.82 |               |
|               |                                       |                                                   |                                 | $T_A = 85\text{ °C}$                  | 3.10 | 3.71 |               |
|               |                                       |                                                   |                                 | $T_A = 105\text{ °C}$                 | 4.36 | 5.7  |               |
|               |                                       |                                                   |                                 | $T_A = 125\text{ °C}$                 | 7.20 | 11   |               |
|               |                                       |                                                   | with TIM2 active <sup>(2)</sup> | $T_A = -40\text{ °C to }25\text{ °C}$ | 2.46 | 2.75 |               |
|               |                                       |                                                   |                                 | $T_A = 55\text{ °C}$                  | 2.50 | 2.81 |               |
|               |                                       |                                                   |                                 | $T_A = 85\text{ °C}$                  | 3.16 | 3.82 |               |
|               |                                       |                                                   |                                 | $T_A = 105\text{ °C}$                 | 4.51 | 5.9  |               |
|               |                                       |                                                   |                                 | $T_A = 125\text{ °C}$                 | 7.28 | 11   |               |

1. No floating I/Os.

2. Timer 2 clock enabled and counter is running.

3. Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption ( $I_{DD\text{ LSE}}$ ) must be added. Refer to [Table 32](#).

Figure 20. Typical LSI frequency vs.  $V_{DD}$



**Output driving current**

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

**Table 39. Output driving current (high sink ports)**

| I/O Type  | Symbol         | Parameter                                | Conditions                                              | Min           | Max  | Unit |
|-----------|----------------|------------------------------------------|---------------------------------------------------------|---------------|------|------|
| High sink | $V_{OL}^{(1)}$ | Output low level voltage for an I/O pin  | $I_{IO} = +2 \text{ mA}$ ,<br>$V_{DD} = 3.0 \text{ V}$  | -             | 0.45 | V    |
|           |                |                                          | $I_{IO} = +2 \text{ mA}$ ,<br>$V_{DD} = 1.8 \text{ V}$  | -             | 0.45 | V    |
|           |                |                                          | $I_{IO} = +10 \text{ mA}$ ,<br>$V_{DD} = 3.0 \text{ V}$ | -             | 0.7  | V    |
|           | $V_{OH}^{(2)}$ | Output high level voltage for an I/O pin | $I_{IO} = -2 \text{ mA}$ ,<br>$V_{DD} = 3.0 \text{ V}$  | $V_{DD}-0.45$ | -    | V    |
|           |                |                                          | $I_{IO} = -1 \text{ mA}$ ,<br>$V_{DD} = 1.8 \text{ V}$  | $V_{DD}-0.45$ | -    | V    |
|           |                |                                          | $I_{IO} = -10 \text{ mA}$ ,<br>$V_{DD} = 3.0 \text{ V}$ | $V_{DD}-0.7$  | -    | V    |

1. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in [Table 16](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
2. The  $I_{IO}$  current sourced must always respect the absolute maximum rating specified in [Table 16](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .

**Table 40. Output driving current (true open drain ports)**

| I/O Type   | Symbol         | Parameter                               | Conditions                                             | Min | Max  | Unit |
|------------|----------------|-----------------------------------------|--------------------------------------------------------|-----|------|------|
| Open drain | $V_{OL}^{(1)}$ | Output low level voltage for an I/O pin | $I_{IO} = +3 \text{ mA}$ ,<br>$V_{DD} = 3.0 \text{ V}$ | -   | 0.45 | V    |
|            |                |                                         | $I_{IO} = +1 \text{ mA}$ ,<br>$V_{DD} = 1.8 \text{ V}$ | -   | 0.45 |      |

1. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in [Table 16](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

**Table 41. Output driving current (PA0 with high sink LED driver capability)**

| I/O Type              | Symbol         | Parameter                               | Conditions                                              | Min | Max  | Unit |
|-----------------------|----------------|-----------------------------------------|---------------------------------------------------------|-----|------|------|
| $\overline{\text{R}}$ | $V_{OL}^{(1)}$ | Output low level voltage for an I/O pin | $I_{IO} = +20 \text{ mA}$ ,<br>$V_{DD} = 2.0 \text{ V}$ | -   | 0.45 | V    |

1. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in [Table 16](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

**I<sup>2</sup>C - Inter IC control interface**

Subject to general operating conditions for  $V_{DD}$ ,  $f_{SYSCLK}$ , and  $T_A$  unless otherwise specified.

The STM8L I<sup>2</sup>C interface (I2C1) meets the requirements of the Standard I<sup>2</sup>C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

**Table 44. I2C characteristics**

| Symbol                       | Parameter                               | Standard mode I <sup>2</sup> C |                    | Fast mode I <sup>2</sup> C <sup>(1)</sup> |                    | Unit    |
|------------------------------|-----------------------------------------|--------------------------------|--------------------|-------------------------------------------|--------------------|---------|
|                              |                                         | Min <sup>(2)</sup>             | Max <sup>(2)</sup> | Min <sup>(2)</sup>                        | Max <sup>(2)</sup> |         |
| $t_{w(SCLL)}$                | SCL clock low time                      | 4.7                            | -                  | 1.3                                       | -                  | $\mu s$ |
| $t_{w(SCLH)}$                | SCL clock high time                     | 4.0                            | -                  | 0.6                                       | -                  |         |
| $t_{su(SDA)}$                | SDA setup time                          | 250                            | -                  | 100                                       | -                  | ns      |
| $t_{h(SDA)}$                 | SDA data hold time                      | 0                              | -                  | 0                                         | 900                |         |
| $t_{r(SDA)}$<br>$t_{r(SCL)}$ | SDA and SCL rise time                   | -                              | 1000               | -                                         | 300                |         |
| $t_{f(SDA)}$<br>$t_{f(SCL)}$ | SDA and SCL fall time                   | -                              | 300                | -                                         | 300                |         |
| $t_{h(STA)}$                 | START condition hold time               | 4.0                            | -                  | 0.6                                       | -                  | $\mu s$ |
| $t_{su(STA)}$                | Repeated START condition setup time     | 4.7                            | -                  | 0.6                                       | -                  |         |
| $t_{su(STO)}$                | STOP condition setup time               | 4.0                            | -                  | 0.6                                       | -                  | $\mu s$ |
| $t_{w(STO:STA)}$             | STOP to START condition time (bus free) | 4.7                            | -                  | 1.3                                       | -                  | $\mu s$ |
| $C_b$                        | Capacitive load for each bus line       | -                              | 400                |                                           | 400                | pF      |

1.  $f_{SYSCLK}$  must be at least equal to 8 MHz to achieve max fast I<sup>2</sup>C speed (400 kHz).

2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

**Note:** For speeds around 200 kHz, the achieved speed can have a  $\pm 5\%$  tolerance  
 For other speed ranges, the achieved speed can have a  $\pm 2\%$  tolerance  
 The above variations depend on the accuracy of the external components used.



### 9.3.9 LCD controller (STM8L152xx only)

In the following table, data is guaranteed by design. Not tested in production.

**Table 45. LCD characteristics**

| Symbol         | Parameter                                         | Min | Typ            | Max.       | Unit      |
|----------------|---------------------------------------------------|-----|----------------|------------|-----------|
| $V_{LCD}$      | LCD external voltage                              | -   | -              | 3.6        | V         |
| $V_{LCD0}$     | LCD internal reference voltage 0                  | -   | 2.6            | -          | V         |
| $V_{LCD1}$     | LCD internal reference voltage 1                  | -   | 2.7            | -          | V         |
| $V_{LCD2}$     | LCD internal reference voltage 2                  | -   | 2.8            | -          | V         |
| $V_{LCD3}$     | LCD internal reference voltage 3                  | -   | 2.9            | -          | V         |
| $V_{LCD4}$     | LCD internal reference voltage 4                  | -   | 3.0            | -          | V         |
| $V_{LCD5}$     | LCD internal reference voltage 5                  | -   | 3.1            | -          | V         |
| $V_{LCD6}$     | LCD internal reference voltage 6                  | -   | 3.2            | -          | V         |
| $V_{LCD7}$     | LCD internal reference voltage 7                  | -   | 3.3            | -          | V         |
| $C_{EXT}$      | $V_{LCD}$ external capacitance                    | 0.1 | -              | 2          | $\mu F$   |
| $I_{DD}$       | Supply current <sup>(1)</sup> at $V_{DD} = 1.8 V$ | -   | 3              | -          | $\mu A$   |
|                | Supply current <sup>(1)</sup> at $V_{DD} = 3 V$   | -   | 3              | -          | $\mu A$   |
| $R_{HN}^{(2)}$ | High value resistive network (low drive)          | -   | 6.6            | -          | $M\Omega$ |
| $R_{LN}^{(3)}$ | Low value resistive network (high drive)          | -   | 360            | -          | $k\Omega$ |
| $V_{33}$       | Segment/Common higher level voltage               | -   | -              | $V_{LCDx}$ | V         |
| $V_{23}$       | Segment/Common 2/3 level voltage                  | -   | $2/3 V_{LCDx}$ | -          | V         |
| $V_{12}$       | Segment/Common 1/2 level voltage                  | -   | $1/2 V_{LCDx}$ | -          | V         |
| $V_{13}$       | Segment/Common 1/3 level voltage                  | -   | $1/3 V_{LCDx}$ | -          | V         |
| $V_0$          | Segment/Common lowest level voltage               | 0   | -              | -          | V         |

1. LCD enabled with 3 V internal booster (LCD\_CR1 = 0x08), 1/4 duty, 1/3 bias, division ratio= 64, all pixels active, no LCD connected.

2.  $R_{HN}$  is the total high value resistive network.

3.  $R_{LN}$  is the total low value resistive network.

#### VLCD external capacitor (STM8L152xx only)

The application can achieve a stabilized LCD reference voltage by connecting an external capacitor  $C_{EXT}$  to the  $V_{LCD}$  pin.  $C_{EXT}$  is specified in [Table 45](#).

### 9.3.13 12-bit DAC characteristics

In the following table, data is guaranteed by design, not tested in production.

**Table 50. DAC characteristics**

| Symbol                | Parameter                                                                                                                                                      | Conditions                                       | Min | Typ | Max                | Unit         |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-----|-----|--------------------|--------------|
| $V_{DDA}$             | Analog supply voltage                                                                                                                                          | -                                                | 1.8 | -   | 3.6                | V            |
| $V_{REF+}$            | Reference supply voltage                                                                                                                                       | -                                                | 1.8 | -   | $V_{DDA}$          |              |
| $I_{VREF}$            | Current consumption on $V_{REF+}$ supply                                                                                                                       | $V_{REF+} = 3.3$ V, no load, middle code (0x800) | -   | 130 | 220                | $\mu$ A      |
|                       |                                                                                                                                                                | $V_{REF+} = 3.3$ V, no load, worst code (0x000)  | -   | 220 | 350                |              |
| $I_{VDDA}$            | Current consumption on $V_{DDA}$ supply                                                                                                                        | $V_{DDA} = 3.3$ V, no load, middle code (0x800)  | -   | 210 | 320                |              |
|                       |                                                                                                                                                                | $V_{DDA} = 3.3$ V, no load, worst code (0x000)   | -   | 320 | 520                |              |
| $T_A$                 | Temperature range                                                                                                                                              | -                                                | -40 | -   | 125                | $^{\circ}$ C |
| $R_L$                 | Resistive load <sup>(1) (2)</sup>                                                                                                                              | DACOUT buffer ON                                 | 5   | -   | -                  | k $\Omega$   |
| $R_O$                 | Output impedance                                                                                                                                               | DACOUT buffer OFF                                | -   | 8   | 10                 | k $\Omega$   |
| $C_L$                 | Capacitive load <sup>(3)</sup>                                                                                                                                 | -                                                | -   | -   | 50                 | pF           |
| DAC_OUT               | DAC_OUT voltage <sup>(4)</sup>                                                                                                                                 | DACOUT buffer ON                                 | 0.2 | -   | $V_{DDA}-0.2$      | V            |
|                       |                                                                                                                                                                | DACOUT buffer OFF                                | 0   | -   | $V_{REF+} - 1$ LSB | V            |
| $t_{\text{settling}}$ | Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches the final value $\pm 1$ LSB) | $R_L \geq 5$ k $\Omega$ , $C_L \leq 50$ pF       | -   | 7   | 12                 | $\mu$ s      |
| Update rate           | Max frequency for a correct DAC_OUT (@95%) change when small variation of the input code (from code i to i+1LSB).                                              | $R_L \geq 5$ k $\Omega$ , $C_L \leq 50$ pF       | -   |     | 1                  | Msp/s        |
| $t_{\text{WAKEUP}}$   | Wakeup time from OFF state. Input code between lowest and highest possible codes.                                                                              | $R_L \geq 5$ k $\Omega$ , $C_L \leq 50$ pF       | -   | 9   | 15                 | $\mu$ s      |
| PSRR+                 | Power supply rejection ratio (to $V_{DDA}$ ) (static DC measurement)                                                                                           | $R_L \geq 5$ k $\Omega$ , $C_L \leq 50$ pF       | -   | -60 | -35                | dB           |

1. Resistive load between DACOUT and GNDA.

2. Output on PF0 (48-pin package only).


3. Capacitive load at DACOUT pin.

4. It gives the output excursion of the DAC.

**Table 65. UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data**

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
|        | Min         | Typ   | Max   | Min                   | Typ    | Max    |
| A      | 0.500       | 0.550 | 0.600 | 0.0197                | 0.0217 | 0.0236 |
| A1     | 0.000       | 0.020 | 0.050 | 0.0000                | 0.0008 | 0.0020 |
| A3     | -           | 0.152 | -     | -                     | 0.0060 | -      |
| b      | 0.180       | 0.230 | 0.280 | 0.0071                | 0.0091 | 0.0110 |
| D      | 4.900       | 5.000 | 5.100 | 0.1929                | 0.1969 | 0.2008 |
| D1     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| D2     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| E      | 4.900       | 5.000 | 5.100 | 0.1929                | 0.1969 | 0.2008 |
| E1     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| E2     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| e      | -           | 0.500 | -     | -                     | 0.0197 | -      |
| L      | 0.300       | 0.400 | 0.500 | 0.0118                | 0.0157 | 0.0197 |
| ddd    | -           | -     | 0.080 | -                     | -      | 0.0031 |


1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 53. UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint**

1. Dimensions are expressed in millimeters.

## 10.7 WLCSP28 package information

Figure 58. WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 69. Document revision history (continued)

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 21-Apr-2015 | 14       | <p>Added:</p> <ul style="list-style-type: none"> <li>– <a href="#">Figure 45: LQFP48 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 48: UFQFPN48 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 51: LQFP32 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 54: UFQFPN32 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 57: UFQFPN28 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 59: WLCSP28 marking example (package top view)</a>.</li> </ul>                                                                                                                                                                                                                                                                                                                                               |
| 07-Apr-2017 | 15       | <p>Changed symbol <math>V_{125}</math> to <math>V_{90}</math> in <a href="#">Table 47: TS characteristics</a> and updated related Min/Typ/Max values. Updated <a href="#">Section 9.2: Absolute maximum ratings</a>. Updated table notes for <a href="#">Table 30</a>, <a href="#">Table 31</a>, <a href="#">Table 32</a>, <a href="#">Table 33</a>, <a href="#">Table 34</a>, <a href="#">Table 36</a>, <a href="#">Table 38</a>, <a href="#">Table 42</a>, <a href="#">Table 43</a>, <a href="#">Table 46</a>, <a href="#">Table 47</a>, <a href="#">Table 48</a>, <a href="#">Table 49</a>, <a href="#">Table 53</a>, <a href="#">Table 57</a>, and <a href="#">Table 60</a>. Updated device marking paragraphs in <a href="#">Section 10.2</a>, <a href="#">Section 10.3</a>, <a href="#">Section 10.4</a>, <a href="#">Section 10.5</a>, <a href="#">Section 10.6</a>, and <a href="#">Section 10.7</a>.</p> |