



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT
Number of I/O	41
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 25x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151c4t6

Contents

1	Introduction	9
2	Description	11
2.1	Device overview	12
2.2	Ultra-low-power continuum	13
3	Functional overview	14
3.1	Low-power modes	15
3.2	Central processing unit STM8	16
3.2.1	Advanced STM8 Core	16
3.2.2	Interrupt controller	16
3.3	Reset and supply management	17
3.3.1	Power supply scheme	17
3.3.2	Power supply supervisor	17
3.3.3	Voltage regulator	17
3.4	Clock management	18
3.5	Low power real-time clock	19
3.6	LCD (Liquid crystal display)	20
3.7	Memories	20
3.8	DMA	20
3.9	Analog-to-digital converter	20
3.10	Digital-to-analog converter (DAC)	21
3.11	Ultra-low-power comparators	21
3.12	System configuration controller and routing interface	21
3.13	Touch sensing	21
3.14	Timers	22
3.14.1	TIM1 - 16-bit advanced control timer	22
3.14.2	16-bit general purpose timers	23
3.14.3	8-bit basic timer	23
3.15	Watchdog timers	23
3.15.1	Window watchdog timer	23
3.15.2	Independent watchdog timer	23

Table 47.	TS characteristics	104
Table 48.	Comparator 1 characteristics	104
Table 49.	Comparator 2 characteristics	105
Table 50.	DAC characteristics	106
Table 51.	DAC accuracy	107
Table 52.	DAC output on PB4-PB5-PB6	107
Table 53.	ADC1 characteristics	108
Table 54.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V	110
Table 55.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	110
Table 56.	ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V	110
Table 57.	R _{AIN} max for f _{ADC} = 16 MHz	112
Table 58.	EMS data	114
Table 59.	EMI data	115
Table 60.	ESD absolute maximum ratings	115
Table 61.	Electrical sensitivities	115
Table 62.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	117
Table 63.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data	121
Table 64.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	124
Table 65.	UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data	127
Table 66.	UFQFPN28 - 28-lead, 4 x 4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data	129
Table 67.	WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale package mechanical data	133
Table 68.	Thermal characteristics	135
Table 69.	Document revision history	137

2.1 Device overview

Table 2. Medium-density STM8L151x4/6 and STM8L152x4/6 low-power device features and peripheral counts

Features		STM8L151Gx		STM8L15xKx		STM8L15xCx	
Flash (Kbyte)		16	32	16	32	16	32
Data EEPROM (Kbyte)		1					
RAM (Kbyte)		2					
LCD		No		4x17 ⁽¹⁾		4x28 ⁽¹⁾	
Timers	Basic	1 (8-bit)					
	General purpose	2 (16-bit)					
	Advanced control	1 (16-bit)					
Communication interfaces	SPI	1					
	I2C	1					
	USART	1					
GPIOs		26 ⁽³⁾		30 ⁽²⁾⁽³⁾ or 29 ⁽¹⁾⁽³⁾		41 ⁽³⁾	
12-bit synchronized ADC (number of channels)		1 (18)		1 (22 ⁽²⁾ or 21 ⁽¹⁾)		1 (25)	
12-Bit DAC (number of channels)		1 (1)					
Comparators COMP1/COMP2		2					
Others		RTC, window watchdog, independent watchdog, 16-MHz and 38-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillator					
CPU frequency		16 MHz					
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power down)					
Operating temperature		-40 to +85 °C/ -40 to +105 °C / -40 to +125 °C					
Packages		UFQFPN28 (4x4; 0.6 mm thickness) WLCSP28		LQFP32(7x7) UFQFPN32 (5x5; 0.6 mm thickness)		LQFP48 UFQFPN48 (4x4; 0.6 mm thickness)	

1. STM8L152xx versions only

2. STM8L151xx versions only

3. The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

3.3 Reset and supply management

3.3.1 Power supply scheme

The device requires a 1.65 V to 3.6 V operating supply voltage (V_{DD}). The external power supply pins must be connected as follows:

- V_{SS1} ; V_{DD1} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supply for I/Os and for the internal regulator. Provided externally through V_{DD1} pins, the corresponding ground pin is V_{SS1} .
- V_{SSA} ; V_{DDA} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for analog peripherals (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC1 is used). V_{DDA} and V_{SSA} must be connected to V_{DD1} and V_{SS1} , respectively.
- V_{SS2} ; V_{DD2} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for I/Os. V_{DD2} and V_{SS2} must be connected to V_{DD1} and V_{SS1} , respectively.
- V_{REF+} ; V_{REF-} (for ADC1): external reference voltage for ADC1. Must be provided externally through V_{REF+} and V_{REF-} pin.
- V_{REF+} (for DAC): external voltage reference for DAC must be provided externally through V_{REF+} .

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. At power-on, BOR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently (in which case, the V_{DD} min value at power down is 1.65 V).

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains under reset when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The medium-density STM8L151x4/6 and STM8L152x4/6 embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes.
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes.

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

Table 4. Legend/abbreviation for table 5

Type	I= input, O = output, S = power supply	
Level	FT	Five-volt tolerant
	TT	3.6 V tolerant
	Output	HS = high sink/source (20 mA)
Port and control configuration	Input	float = floating, wpu = weak pull-up
	Output	T = true open drain, OD = open drain, PP = push pull
Reset state	Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state).	

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description

Pin number				Pin name	Type	I/O level	Input			Output			Main function (after reset)	Default alternate function
LQFP48/UFQFPN48	LQFP32/UFQFPN32	UFQFPN28	WLCSP28				floating	wpu	Ext. interrupt	High sink/source	OD	PP		
2	1	1	C3	NRST/PA1 ⁽¹⁾	I/O			X		HS		X	Reset	PA1
3	2	2	B4	PA2/OSC_IN/ [USART1_TX] ⁽⁴⁾ / [SPI1_MISO] ⁽⁴⁾	I/O		X	X	X	HS	X	X	Port A2	HSE oscillator input / [USART1 transmit] / [SPI1 master in- slave out] /
4	3	3	C4	PA3/OSC_OUT/[USART1_RX] ⁽⁴⁾ / [SPI1_MOSI] ⁽⁴⁾	I/O		X	X	X	HS	X	X	Port A3	HSE oscillator output / [USART1 receive] / [SPI1 master out/slave in] /
5	-	-	-	PA4/TIM2_BKIN/ LCD_COM0 ⁽²⁾ /ADC1_IN2/ COMP1_INP	I/O	TT ₍₃₎	X	X	X	HS	X	X	Port A4	Timer 2 - break input / LCD_COM 0 / ADC1 input 2 / Comparator 1 positive input
-	4	4	D3	PA4/TIM2_BKIN/ [TIM2_ETR] ⁽⁴⁾ / LCD_COM0 ⁽²⁾ / ADC1_IN2/COMP1_INP	I/O	TT ₍₃₎	X	X	X	HS	X	X	Port A4	Timer 2 - break input / [Timer 2 - external trigger] / LCD_COM 0 / ADC1 input 2 / Comparator 1 positive input
6	-	-	-	PA5/TIM3_BKIN/ LCD_COM1 ⁽²⁾ /ADC1_IN1/ COMP1_INP	I/O	TT ₍₃₎	X	X	X	HS	X	X	Port A5	Timer 3 - break input / LCD_COM 1 / ADC1 input 1/ Comparator 1 positive input

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

Pin number				Pin name	Type	I/O level	Input			Output			Main function (after reset)	Default alternate function
LQFP48/UFQFPN48	LQFP32/UFQFPN32	UFQFPN28	WLCSP28				floating	wpu	Ext. interrupt	High sink/source	OD	PP		
-	8	7	G4	$V_{DD1}/V_{DDA}/V_{REF+}$	S	-	-	-	-	-	-	-	Digital power supply / Analog supply voltage / ADC1 positive voltage reference	
9	7	6	F4	$V_{SS1}/V_{SSA}/V_{REF-}$	S	-	-	-	-	-	-	-	I/O ground / Analog ground voltage / ADC1 negative voltage reference	
39	-	-	-	V_{DD2}	S	-	-	-	-	-	-	-	IOs supply voltage	
40	-	-	-	V_{SS2}	S	-	-	-	-	-	-	-	IOs ground voltage	
1	32	28	A4	PA0 ⁽⁹⁾ /[USART1_CK] ⁽⁴⁾ /SWIM/BEEP/IR_TIM ⁽¹⁰⁾	I/O		X	X ⁽⁹⁾	X	HS ₍₁₀₎	X	X	Port A0	[USART1 synchronous clock] ⁽⁴⁾ / SWIM input and output / Beep output / Infrared Timer output

- At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in the STM8L15x and STM8L16x reference manual (RM0031).
- Available on STM8L152xx devices only.
- In the 3.6 V tolerant I/Os, protection diode to V_{DD} is not implemented.
- [] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).
- In the 5 V tolerant I/Os, protection diode to V_{DD} is not implemented.
- A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V_{DD} are not implemented).
- Available on STM8L151xx devices only.
- The PA0 pin is in input pull-up during the reset phase and after reset release.
- High Sink LED driver capability available on PA0.

Note: The slope control of all GPIO pins, except true open drain pins, can be programmed. By default, the slope control is limited to 2 MHz.

Table 8. I/O port hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 500A	Port C	PC_ODR	Port C data output latch register	0x00
0x00 500B		PC_IDR	Port C input pin value register	0xXX
0x00 500C		PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F	Port D	PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX
0x00 5011		PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x00
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014	Port E	PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX
0x00 5016		PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019	Port F	PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX
0x00 501B		PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00

Table 9. General hardware register map

Address	Block	Register label	Register name	Reset status
0x00 501E to 0x00 5049	Reserved area (28 bytes)			
0x00 5050	Flash	FLASH_CR1	Flash control register 1	0x00
0x00 5051		FLASH_CR2	Flash control register 2	0x00
0x00 5052		FLASH_PUKR	Flash program memory unprotection key register	0x00
0x00 5053		FLASH_DUKR	Data EEPROM unprotection key register	0x00
0x00 5054		FLASH_IAPSR	Flash in-application programming status register	0x00

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5055 to 0x00 506F	Reserved area (27 bytes)			
0x00 5070	DMA1	DMA1_GCSR	DMA1 global configuration & status register	0xFC
0x00 5071		DMA1_GIR1	DMA1 global interrupt register 1	0x00
0x00 5072 to 0x00 5074		Reserved area (3 bytes)		
0x00 5075		DMA1_C0CR	DMA1 channel 0 configuration register	0x00
0x00 5076		DMA1_C0SPR	DMA1 channel 0 status & priority register	0x00
0x00 5077		DMA1_C0NDTR	DMA1 number of data to transfer register (channel 0)	0x00
0x00 5078		DMA1_C0PARH	DMA1 peripheral address high register (channel 0)	0x52
0x00 5079		DMA1_C0PARL	DMA1 peripheral address low register (channel 0)	0x00
0x00 507A		Reserved area (1 byte)		
0x00 507B		DMA1_C0M0ARH	DMA1 memory 0 address high register (channel 0)	0x00
0x00 507C		DMA1_C0M0ARL	DMA1 memory 0 address low register (channel 0)	0x00
0x00 507D to 0x00 507E		Reserved area (2 bytes)		
0x00 507F		DMA1_C1CR	DMA1 channel 1 configuration register	0x00
0x00 5080		DMA1_C1SPR	DMA1 channel 1 status & priority register	0x00
0x00 5081		DMA1_C1NDTR	DMA1 number of data to transfer register (channel 1)	0x00
0x00 5082		DMA1_C1PARH	DMA1 peripheral address high register (channel 1)	0x52
0x00 5083		DMA1_C1PARL	DMA1 peripheral address low register (channel 1)	0x00

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 52B0	TIM1	TIM1_CR1	TIM1 control register 1	0x00
0x00 52B1		TIM1_CR2	TIM1 control register 2	0x00
0x00 52B2		TIM1_SMCR	TIM1 Slave mode control register	0x00
0x00 52B3		TIM1_ETR	TIM1 external trigger register	0x00
0x00 52B4		TIM1_DER	TIM1 DMA1 request enable register	0x00
0x00 52B5		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 52B6		TIM1_SR1	TIM1 status register 1	0x00
0x00 52B7		TIM1_SR2	TIM1 status register 2	0x00
0x00 52B8		TIM1_EGR	TIM1 event generation register	0x00
0x00 52B9		TIM1_CCMR1	TIM1 Capture/Compare mode register 1	0x00
0x00 52BA		TIM1_CCMR2	TIM1 Capture/Compare mode register 2	0x00
0x00 52BB		TIM1_CCMR3	TIM1 Capture/Compare mode register 3	0x00
0x00 52BC		TIM1_CCMR4	TIM1 Capture/Compare mode register 4	0x00
0x00 52BD		TIM1_CCER1	TIM1 Capture/Compare enable register 1	0x00
0x00 52BE		TIM1_CCER2	TIM1 Capture/Compare enable register 2	0x00
0x00 52BF		TIM1_CNTRH	TIM1 counter high	0x00
0x00 52C0		TIM1_CNTRL	TIM1 counter low	0x00
0x00 52C1		TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 52C2		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 52C3		TIM1_ARRH	TIM1 Auto-reload register high	0xFF
0x00 52C4		TIM1_ARRL	TIM1 Auto-reload register low	0xFF
0x00 52C5		TIM1_RCR	TIM1 Repetition counter register	0x00
0x00 52C6		TIM1_CCR1H	TIM1 Capture/Compare register 1 high	0x00
0x00 52C7		TIM1_CCR1L	TIM1 Capture/Compare register 1 low	0x00
0x00 52C8		TIM1_CCR2H	TIM1 Capture/Compare register 2 high	0x00
0x00 52C9		TIM1_CCR2L	TIM1 Capture/Compare register 2 low	0x00
0x00 52CA		TIM1_CCR3H	TIM1 Capture/Compare register 3 high	0x00
0x00 52CB		TIM1_CCR3L	TIM1 Capture/Compare register 3 low	0x00
0x00 52CC		TIM1_CCR4H	TIM1 Capture/Compare register 4 high	0x00
0x00 52CD		TIM1_CCR4L	TIM1 Capture/Compare register 4 low	0x00
0x00 52CE		TIM1_BKR	TIM1 break register	0x00
0x00 52CF		TIM1_DTR	TIM1 dead-time register	0x00
0x00 52D0		TIM1_OISR	TIM1 output idle state register	0x00
0x00 52D1		TIM1_DCR1	DMA1 control register 1	0x00

8 Unique ID

STM8 devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user.

The unique device identifier can be read in single bytes and may then be concatenated using a custom algorithm.

The unique device identifier is ideally suited:

- For use as serial numbers
- For use as security keys to increase the code security in the program memory while using and combining this unique ID with software cryptographic primitives and protocols before programming the internal memory.
- To activate secure boot processes

Table 14. Unique ID registers (96 bits)

Address	Content description	Unique ID bits							
		7	6	5	4	3	2	1	0
0x4926	X co-ordinate on the wafer	U_ID[7:0]							
0x4927		U_ID[15:8]							
0x4928	Y co-ordinate on the wafer	U_ID[23:16]							
0x4929		U_ID[31:24]							
0x492A	Wafer number	U_ID[39:32]							
0x492B	Lot number	U_ID[47:40]							
0x492C		U_ID[55:48]							
0x492D		U_ID[63:56]							
0x492E		U_ID[71:64]							
0x492F		U_ID[79:72]							
0x4930		U_ID[87:80]							
0x4931		U_ID[95:88]							

9 Electrical parameters

9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS} .

9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_A \text{ max}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics is indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ($\text{mean} \pm 3\Sigma$).

9.1.2 Typical values

Unless otherwise specified, typical data is based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3\text{ V}$. It is given only as design guidelines and is not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ($\text{mean} \pm 2\Sigma$).

9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 10](#).

Figure 10. Pin loading conditions




Table 20. Total current consumption in Run mode

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max				Unit
						55 °C	85 °C ⁽²⁾	105 °C ⁽³⁾	125 °C ⁽⁴⁾	
$I_{DD(RUN)}$	Supply current in run mode ⁽⁵⁾	All peripherals OFF, code executed from RAM, V_{DD} from 1.65 V to 3.6 V	HSI RC osc. (16 MHz) ⁽⁶⁾	$f_{CPU} = 125 \text{ kHz}$	0.39	0.47	0.49	0.52	0.55	mA
				$f_{CPU} = 1 \text{ MHz}$	0.48	0.56	0.58	0.61	0.65	
				$f_{CPU} = 4 \text{ MHz}$	0.75	0.84	0.86	0.91	0.99	
				$f_{CPU} = 8 \text{ MHz}$	1.10	1.20	1.25	1.31	1.40	
				$f_{CPU} = 16 \text{ MHz}$	1.85	1.93	2.12 ⁽⁸⁾	2.29 ⁽⁸⁾	2.36 ⁽⁸⁾	
			HSE external clock ($f_{CPU}=f_{HSE}$) ⁽⁷⁾	$f_{CPU} = 125 \text{ kHz}$	0.05	0.06	0.09	0.11	0.12	
				$f_{CPU} = 1 \text{ MHz}$	0.18	0.19	0.20	0.22	0.23	
				$f_{CPU} = 4 \text{ MHz}$	0.55	0.62	0.64	0.71	0.77	
				$f_{CPU} = 8 \text{ MHz}$	0.99	1.20	1.21	1.22	1.24	
				$f_{CPU} = 16 \text{ MHz}$	1.90	2.22	2.23 ⁽⁸⁾	2.24 ⁽⁸⁾	2.28 ⁽⁸⁾	
			LSI RC osc. (typ. 38 kHz)	$f_{CPU} = f_{LSI}$	0.040	0.045	0.046	0.048	0.050	
			LSE external clock (32.768 kHz)	$f_{CPU} = f_{LSE}$	0.035	0.040	0.048 ⁽⁸⁾	0.050	0.062	
$I_{DD(RUN)}$	Supply current in Run mode	All peripherals OFF, code executed from Flash, V_{DD} from 1.65 V to 3.6 V	HSI RC osc. ⁽⁹⁾	$f_{CPU} = 125 \text{ kHz}$	0.43	0.55	0.56	0.58	0.62	mA
				$f_{CPU} = 1 \text{ MHz}$	0.60	0.77	0.80	0.82	0.87	
				$f_{CPU} = 4 \text{ MHz}$	1.11	1.34	1.37	1.39	1.43	
				$f_{CPU} = 8 \text{ MHz}$	1.90	2.20	2.23	2.31	2.40	
				$f_{CPU} = 16 \text{ MHz}$	3.8	4.60	4.75	4.87	4.88	
			HSE external clock ($f_{CPU}=f_{HSE}$) ⁽⁷⁾	$f_{CPU} = 125 \text{ kHz}$	0.30	0.36	0.39	0.44	0.47	
				$f_{CPU} = 1 \text{ MHz}$	0.40	0.50	0.52	0.55	0.56	
				$f_{CPU} = 4 \text{ MHz}$	1.15	1.31	1.40	1.45	1.48	
				$f_{CPU} = 8 \text{ MHz}$	2.17	2.33	2.44	2.56	2.77	
				$f_{CPU} = 16 \text{ MHz}$	4.0	4.46	4.52	4.59	4.77	
			LSI RC osc.	$f_{CPU} = f_{LSI}$	0.110	0.123	0.130	0.140	0.150	
			LSE ext. clock (32.768 kHz) ⁽¹⁰⁾	$f_{CPU} = f_{LSE}$	0.100	0.101	0.104	0.119	0.122	

1. All peripherals OFF, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc., $f_{CPU}=f_{SYSCLK}$

2. For devices with suffix 6

3. For devices with suffix 7

4. For devices with suffix 3

Table 21. Total current consumption in Wait mode (continued)

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max				Unit
						55°C	85 °C ⁽²⁾	105 °C ⁽³⁾	125 °C ⁽⁴⁾	
I _{DD(Wait)}	Supply current in Wait mode	CPU not clocked, all peripherals OFF, code executed from Flash, V _{DD} from 1.65 V to 3.6 V	HSI	f _{CPU} = 125 kHz	0.38	0.48	0.49	0.50	0.56	mA
				f _{CPU} = 1 MHz	0.41	0.49	0.51	0.53	0.59	
				f _{CPU} = 4 MHz	0.50	0.57	0.58	0.62	0.66	
				f _{CPU} = 8 MHz	0.60	0.66	0.68	0.72	0.74	
				f _{CPU} = 16 MHz	0.79	0.84	0.86	0.87	0.90	
			HSE ⁽⁶⁾ external clock (f _{CPU} =HSE)	f _{CPU} = 125 kHz	0.06	0.08	0.09	0.10	0.12	
				f _{CPU} = 1 MHz	0.10	0.17	0.18	0.19	0.22	
				f _{CPU} = 4 MHz	0.24	0.36	0.39	0.41	0.44	
				f _{CPU} = 8 MHz	0.50	0.58	0.61	0.62	0.64	
				f _{CPU} = 16 MHz	1.00	1.08	1.14	1.16	1.18	
			LSI	f _{CPU} = f _{LSI}	0.055	0.058	0.065	0.073	0.080	
			LSE ⁽⁸⁾ external clock (32.768 kHz)	f _{CPU} = f _{LSE}	0.051	0.056	0.060	0.065	0.073	

1. All peripherals OFF, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc., $f_{CPU} = f_{SYSCLK}$
2. For temperature range 6.
3. For temperature range 7.
4. For temperature range 3.
5. Flash is configured in I_{DDQ} mode in Wait mode by setting the EPM or WAITM bit in the Flash_CR1 register.
6. Oscillator bypassed (HSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the HSE consumption ($I_{DD HSE}$) must be added. Refer to [Table 31](#).
7. Tested in production.
8. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption ($I_{DD HSE}$) must be added. Refer to [Table 32](#).

In the following table, data is based on characterization results, unless otherwise specified.

**Table 22. Total current consumption and timing in Low power run mode
at $V_{DD} = 1.65\text{ V}$ to 3.6 V**

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max	Unit
$I_{DD(LPR)}$	Supply current in Low power run mode	LSI RC osc. (at 38 kHz)	all peripherals OFF	$T_A = -40\text{ }^{\circ}\text{C}$ to $25\text{ }^{\circ}\text{C}$	5.1	5.4	μA
				$T_A = 55\text{ }^{\circ}\text{C}$	5.7	6	
				$T_A = 85\text{ }^{\circ}\text{C}$	6.8	7.5	
				$T_A = 105\text{ }^{\circ}\text{C}$	9.2	10.4	
				$T_A = 125\text{ }^{\circ}\text{C}$	13.4	16.6	
			with TIM2 active ⁽²⁾	$T_A = -40\text{ }^{\circ}\text{C}$ to $25\text{ }^{\circ}\text{C}$	5.4	5.7	
				$T_A = 55\text{ }^{\circ}\text{C}$	6.0	6.3	
				$T_A = 85\text{ }^{\circ}\text{C}$	7.2	7.8	
				$T_A = 105\text{ }^{\circ}\text{C}$	9.4	10.7	
				$T_A = 125\text{ }^{\circ}\text{C}$	13.8	17	
		LSE ⁽³⁾ external clock (32.768 kHz)	all peripherals OFF	$T_A = -40\text{ }^{\circ}\text{C}$ to $25\text{ }^{\circ}\text{C}$	5.25	5.6	
				$T_A = 55\text{ }^{\circ}\text{C}$	5.67	6.1	
				$T_A = 85\text{ }^{\circ}\text{C}$	5.85	6.3	
				$T_A = 105\text{ }^{\circ}\text{C}$	7.11	7.6	
			with TIM2 active ⁽²⁾	$T_A = 125\text{ }^{\circ}\text{C}$	9.84	12	
				$T_A = -40\text{ }^{\circ}\text{C}$ to $25\text{ }^{\circ}\text{C}$	5.59	6	
				$T_A = 55\text{ }^{\circ}\text{C}$	6.10	6.4	
				$T_A = 85\text{ }^{\circ}\text{C}$	6.30	7	
				$T_A = 105\text{ }^{\circ}\text{C}$	7.55	8.4	
				$T_A = 125\text{ }^{\circ}\text{C}$	10.1	15	

1. No floating I/Os

2. Timer 2 clock enabled and counter running

3. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption ($I_{DD\text{ LSE}}$) must be added. Refer to [Table 32](#)

In the following table, data is based on characterization results, unless otherwise specified.

Table 23. Total current consumption in Low power wait mode at $V_{DD} = 1.65\text{ V}$ to 3.6 V

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max	Unit
$I_{DD(LPW)}$	Supply current in Low power wait mode	LSI RC osc. (at 38 kHz)	all peripherals OFF	$T_A = -40\text{ °C to }25\text{ °C}$	3	3.3	μA
				$T_A = 55\text{ °C}$	3.3	3.6	
				$T_A = 85\text{ °C}$	4.4	5	
				$T_A = 105\text{ °C}$	6.7	8	
				$T_A = 125\text{ °C}$	11	14	
			with TIM2 active ⁽²⁾	$T_A = -40\text{ °C to }25\text{ °C}$	3.4	3.7	
				$T_A = 55\text{ °C}$	3.7	4	
				$T_A = 85\text{ °C}$	4.8	5.4	
				$T_A = 105\text{ °C}$	7	8.3	
				$T_A = 125\text{ °C}$	11.3	14.5	
		LSE external clock ⁽³⁾ (32.768 kHz)	all peripherals OFF	$T_A = -40\text{ °C to }25\text{ °C}$	2.35	2.7	
				$T_A = 55\text{ °C}$	2.42	2.82	
				$T_A = 85\text{ °C}$	3.10	3.71	
				$T_A = 105\text{ °C}$	4.36	5.7	
				$T_A = 125\text{ °C}$	7.20	11	
			with TIM2 active ⁽²⁾	$T_A = -40\text{ °C to }25\text{ °C}$	2.46	2.75	
				$T_A = 55\text{ °C}$	2.50	2.81	
				$T_A = 85\text{ °C}$	3.16	3.82	
				$T_A = 105\text{ °C}$	4.51	5.9	
				$T_A = 125\text{ °C}$	7.28	11	

1. No floating I/Os.

2. Timer 2 clock enabled and counter is running.

3. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption ($I_{DD\text{ LSE}}$) must be added. Refer to [Table 32](#).

Current consumption of on-chip peripherals

Table 27. Peripheral current consumption

Symbol	Parameter		Typ. $V_{DD} = 3.0\text{ V}$	Unit
$I_{DD}(TIM1)$	TIM1 supply current ⁽¹⁾		13	$\mu\text{A/MHz}$
$I_{DD}(TIM2)$	TIM2 supply current ⁽¹⁾		8	
$I_{DD}(TIM3)$	TIM3 supply current ⁽¹⁾		8	
$I_{DD}(TIM4)$	TIM4 timer supply current ⁽¹⁾		3	
$I_{DD}(USART1)$	USART1 supply current ⁽²⁾		6	
$I_{DD}(SPI1)$	SPI1 supply current ⁽²⁾		3	
$I_{DD}(I2C1)$	I ² C1 supply current ⁽²⁾		5	
$I_{DD}(DMA1)$	DMA1 supply current ⁽²⁾		3	
$I_{DD}(WWDG)$	WWDG supply current ⁽²⁾		2	
$I_{DD}(ALL)$	Peripherals ON ⁽³⁾		44	$\mu\text{A/MHz}$
$I_{DD}(ADC1)$	ADC1 supply current ⁽⁴⁾		1500	μA
$I_{DD}(DAC)$	DAC supply current ⁽⁵⁾		370	μA
$I_{DD}(COMP1)$	Comparator 1 supply current ⁽⁶⁾		0.160	μA
$I_{DD}(COMP2)$	Comparator 2 supply current ⁽⁶⁾	Slow mode	2	
		Fast mode	5	
$I_{DD}(PVD/BOR)$	Power voltage detector and brownout Reset unit supply current ⁽⁷⁾		2.6	
$I_{DD}(BOR)$	Brownout Reset unit supply current ⁽⁷⁾		2.4	
$I_{DD}(IDWDG)$	Independent watchdog supply current	including LSI supply current	0.45	
		excluding LSI supply current	0.05	

1. Data based on a differential I_{DD} measurement between all peripherals OFF and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pins toggling. Not tested in production.
2. Data based on a differential I_{DD} measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pins toggling. Not tested in production.
3. Peripherals listed above the $I_{DD}(ALL)$ parameter ON: TIM1, TIM2, TIM3, TIM4, USART1, SPI1, I2C1, DMA1, WWDG.
4. Data based on a differential I_{DD} measurement between ADC in reset configuration and continuous ADC conversion.
5. Data based on a differential I_{DD} measurement between DAC in reset configuration and continuous DAC conversion of $V_{DD}/2$. Floating DAC output.
6. Data based on a differential I_{DD} measurement between COMP1 or COMP2 in reset configuration and COMP1 or COMP2 enabled with static inputs. Supply current of internal reference voltage excluded.
7. Including supply current of internal reference voltage.

9.3.10 Embedded reference voltage

In the following table, data is based on characterization results, not tested in production, unless otherwise specified.

Table 46. Reference voltage characteristics

Symbol	Parameter	Conditions	Min	Typ	Max.	Unit
I_{REFINT}	Internal reference voltage consumption	-	-	1.4	-	μA
$T_{S_VREFINT}^{(1)(2)}$	ADC sampling time when reading the internal reference voltage	-	-	5	10	μs
$I_{BUF}^{(2)}$	Internal reference voltage buffer consumption (used for ADC)	-	-	13.5	25	μA
$V_{REFINT\ out}$	Reference voltage output	-	1.202 ⁽³⁾	1.224	1.242 ⁽³⁾	V
$I_{LPBUF}^{(2)}$	Internal reference voltage low power buffer consumption (used for comparators or output)	-	-	730	1200	nA
$I_{REFOUT}^{(2)}$	Buffer output current ⁽⁴⁾	-	-	-	1	μA
C_{REFOUT}	Reference voltage output load	-	-	-	50	pF
$t_{VREFINT}$	Internal reference voltage startup time	-	-	2	3	ms
$t_{BUFEN}^{(2)}$	Internal reference voltage buffer startup time once enabled ⁽¹⁾	-	-	-	10	μs
$ACC_{VREFINT}$	Accuracy of V_{REFINT} stored in the $VREFINT_Factory_CONV$ byte ⁽⁵⁾	-	-	-	± 5	mV
$STAB_{VREFINT}$	Stability of V_{REFINT} over temperature	$-40\ ^\circ C \leq T_A \leq 125\ ^\circ C$	-	20	50	ppm/ $^\circ C$
	Stability of V_{REFINT} over temperature	$0\ ^\circ C \leq T_A \leq 50\ ^\circ C$	-	-	20	ppm/ $^\circ C$
$STAB_{VREFINT}$	Stability of V_{REFINT} after 1000 hours	-	-	-	TBD	ppm

1. Defined when ADC output reaches its final value $\pm 1/2LSB$

2. Data guaranteed by design.

3. Tested in production at $V_{DD} = 3\ V \pm 10\ mV$.

4. To guaranty less than 1% V_{REFOUT} deviation.

5. Measured at $V_{DD} = 3\ V \pm 10\ mV$. This value takes into account V_{DD} accuracy and ADC conversion accuracy.

9.3.11 Temperature sensor

In the following table, data is based on characterization results, not tested in production, unless otherwise specified.

Table 47. TS characteristics

Symbol	Parameter	Min	Typ	Max.	Unit
$V_{90}^{(1)}$	Sensor reference voltage at 90°C ± 5 °C,	0.580	0.597	0.614	V
T_L	V_{SENSOR} linearity with temperature	-	± 1	± 2	°C
Avg_slope ⁽²⁾	Average slope	1.59	1.62	1.65	mV/°C
$I_{\text{DD(TEMP)}}^{(2)}$	Consumption	-	3.4	6	μA
$T_{\text{START}}^{(2)(3)}$	Temperature sensor startup time	-	-	10	μs
$T_{\text{S_TEMP}}^{(2)}$	ADC sampling time when reading the temperature sensor	10	-	-	μs

1. Tested in production at $V_{\text{DD}} = 3 \text{ V} \pm 10 \text{ mV}$. The 8 LSB of the V_{90} ADC conversion result are stored in the TS_Factory_CONV_V90 byte.

2. Data guaranteed by design.

3. Defined for ADC output reaching its final value $\pm 1/2\text{LSB}$.

9.3.12 Comparator characteristics

In the following table, data is guaranteed by design, not tested in production, unless otherwise specified.

Table 48. Comparator 1 characteristics

Symbol	Parameter	Min	Typ	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	1.65	-	3.6	V
T_A	Temperature range	-40	-	125	°C
R_{400K}	R_{400K} value	300	400	500	kΩ
R_{10K}	R_{10K} value	7.5	10	12.5	
V_{IN}	Comparator 1 input voltage range	0.6	-	V_{DDA}	V
V_{REFINT}	Internal reference voltage ⁽²⁾	1.202	1.224	1.242	
t_{START}	Comparator startup time	-	7	10	μs
t_d	Propagation delay ⁽³⁾	-	3	10	
V_{offset}	Comparator offset error	-	± 3	± 10	mV
I_{COMP1}	Current consumption ⁽⁴⁾	-	160	260	nA

1. Based on characterization.

2. Tested in production at $V_{\text{DD}} = 3 \text{ V} \pm 10 \text{ mV}$.

3. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.


4. Comparator consumption only. Internal reference voltage not included.

**Table 62. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
mechanical data**

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 50. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint




1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 51. LQFP32 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering