

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 18x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN
Supplier Device Package	28-UFQFPN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151g6u3tr

3.17 Communication interfaces 3.17.1 SPI 3.17.2 PC 3.17.3 USART 3.18 Infrared (IR) interface 3.19 Development support 4 Pinout and pin description 4.1 System configuration options 5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.5 Memory characteristics			
3.17.2 PC 3.17.3 USART 3.18 Infrared (IR) interface 3.19 Development support 4 Pinout and pin description 4.1 System configuration options 5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
3.17.3 USART 3.18 Infrared (IR) interface 3.19 Development support 4 Pinout and pin description 4.1 System configuration options 5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
3.18 Infrared (IR) interface 3.19 Development support 4 Pinout and pin description 4.1 System configuration options 5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
3.19 Development support 4 Pinout and pin description 4.1 System configuration options 5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics	25	3.18	
4 Pinout and pin description 4.1 System configuration options 5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
4.1 System configuration options Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics	00	3.19	
5 Memory and register map 5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		Pinout	4
5.1 Memory mapping 5.2 Register map 6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		4.1	
5.2 Register map Interrupt vector mapping Option bytes Unique ID Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		Memo	5
6 Interrupt vector mapping 7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		5.1	
7 Option bytes 8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		5.2	
8 Unique ID 9 Electrical parameters 9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics	57	Interru	6
9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics	59	Option	7
9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		Uniqu	8
9.1 Parameter conditions 9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics	63	Flectri	9
9.1.1 Minimum and maximum values 9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
9.1.2 Typical values 9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
9.1.3 Typical curves 9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
9.1.4 Loading capacitor 9.1.5 Pin input voltage 9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
9.2 Absolute maximum ratings 9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
9.3 Operating conditions 9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics			
9.3.1 General operating conditions 9.3.2 Embedded reset and power control block characteristics 9.3.3 Supply current characteristics 9.3.4 Clock and timing characteristics 9.3.5 Memory characteristics		9.2	
9.3.2 Embedded reset and power control block characteristics		9.3	
9.3.3 Supply current characteristics	ıs		
9.3.4 Clock and timing characteristics	control block characteristics67		
9.3.5 Memory characteristics	cs68		
·	stics82		
0.2.C. I/O support injection about training	88		
9.3.6 I/O current injection characteristics	teristics89		
9.3.7 I/O port pin characteristics	89		

List of tables

Table 47.	TS characteristics	104
Table 48.	Comparator 1 characteristics	
Table 49.	Comparator 2 characteristics	
Table 50.	DAC characteristics	106
Table 51.	DAC accuracy	107
Table 52.	DAC output on PB4-PB5-PB6	107
Table 53.	ADC1 characteristics	108
Table 54.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V	110
Table 55.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	110
Table 56.	ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V	110
Table 57.	R_{AIN} max for f_{ADC} = 16 MHz	112
Table 58.	EMS data	114
Table 59.	EMI data	115
Table 60.	ESD absolute maximum ratings	115
Table 61.	Electrical sensitivities	
Table 62.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	117
Table 63.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	121
Table 64.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	124
Table 65.	UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	127
Table 66.	UFQFPN28 - 28-lead, 4 x 4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	129
Table 67.	WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	
Table 68.	Thermal characteristics	135
Table 69.	Document revision history	137



2 Description

The medium-density STM8L151x4/6 and STM8L152x4/6 devices are members of the STM8L ultra-low-power 8-bit family. The medium-density STM8L15x family operates from 1.8 V to 3.6 V (down to 1.65 V at power down) and is available in the -40 to +85 °C and -40 to +125 °C temperature ranges.

The medium-density STM8L15x ultra-low-power family features the enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-Application debugging and ultra-fast Flash programming.

All medium-density STM8L15x microcontrollers feature embedded data EEPROM and low-power, low-voltage, single-supply program Flash memory.

They incorporate an extensive range of enhanced I/Os and peripherals.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

Six different packages are proposed from 28 to 48 pins. Depending on the device chosen, different sets of peripherals are included.

All STM8L ultra-low-power products are based on the same architecture with the same memory mapping and a coherent pinout.



2.2 Ultra-low-power continuum

The ultra-low-power medium-densitySTM8L151x4/6 and STM8L152x4/6 devices are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultra-low-power strategy which also includes STM8L101xx and STM8L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultra-low leakage process.

Note: 1 The STM8L151xx and STM8L152xx are pin-to-pin compatible with STM8L101xx devices.

2 The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15x documentation for more information on these devices.

Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM® Cortex®-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

Shared peripherals

STM8L151xx/152xx and STM8L15xxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC1, DAC, and comparators COMP1/COMP2
- Digital peripherals: RTC and some communication interfaces

Common system strategy

To offer flexibility and optimize performance, the STM8L151xx/152xx and STM8L15xxx devices use a common architecture:

- Same power supply range from 1.8 to 3.6 V, down to 1.65 V at power down
- Architecture optimized to reach ultra-low consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy for both STM8L15x and STM32L15xxx including power-on reset, power-down reset, brownout reset and programmable voltage detector.

Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbyte



IWDG: Independent watchdog LCD: Liquid crystal display POR/PDR: Power on reset / power down reset RTC: Real-time clock SPI: Serial peripheral interface

SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter

WWDG: Window watchdog

3.1 Low-power modes

The medium-density STM8L151x4/6 and STM8L152x4/6 devices support five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- **Wait mode**: The CPU clock is stopped, but selected peripherals keep running. An internal or external interrupt, event or a Reset can be used to exit the microcontroller from Wait mode (WFE or WFI mode). Wait consumption: refer to *Table 21*.
- Low power run mode: The CPU and the selected peripherals are running. Execution
 is done from RAM with a low speed oscillator (LSI or LSE). Flash and data EEPROM
 are stopped and the voltage regulator is configured in ultra-low-power mode. The
 microcontroller enters Low power run mode by software and can exit from this mode by
 software or by a reset.
 - All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power run mode consumption: refer to *Table 22*.
- Low power wait mode: This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1), comparators and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode.

 All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power wait mode consumption: refer to *Table 23*.
- Active-halt mode: CPU and peripheral clocks are stopped, except RTC. The wakeup
 can be triggered by RTC interrupts, external interrupts or reset. Active-halt
 consumption: refer to Table 24 and Table 25.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The RAM content is preserved. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 5 μs. Halt consumption: refer to *Table 26*.






Figure 2. Medium-density STM8L151x4/6 and STM8L152x4/6 clock tree diagram

- The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to Section HSE clock in the STM8L15x and STM8L16x reference manual (RM0031).
- The LSE clock source can be either an external crystal/ceramic resonator or a external source (LSE bypass). Refer to Section LSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.


Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61 μ s) is from min. 122 μ s to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours
- Periodic alarms based on the calendar can also be generated from every second to every year

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

nı	Pin umbe	er					ı	nput	t	0	utpı	ıt	-	
LQFP48/UFQFPN48	LQFP32/UFQFPN32	UFQFPN28	WLCSP28	Pin name	Туре	I/O level	floating	wpu	Ext. interrupt	High sink/source	ОD	ЬР	Main function (after reset)	Default alternate function
-	5	5	D4	PA5/TIM3_BKIN/ [TIM3_ETR] ⁽⁴⁾ / LCD_COM1 ⁽²⁾ /ADC1_IN1/ COMP1_INP	I/O	TT (3)	x	x	х	HS	Х	х	Port A5	Timer 3 - break input / [Timer 3 - external trigger] / LCD_COM 1 / ADC1 input 1 / Comparator 1 positive input
7	6	1		PA6/[ADC1_TRIG] ⁽⁴⁾ / LCD_COM2 ⁽²⁾ /ADC1_IN0/ COMP1_INP	I/O	TT (3)	x	х	х	HS	Х	X	Port A6	[ADC1 - trigger] / LCD_COM2 / ADC1 input 0 / Comparator 1 positive input
8	-	-	-	PA7/LCD_SEG0 ⁽²⁾⁽⁵⁾	I/O	FT	Х	Х	Х	HS	Х	Χ	Port A7	LCD segment 0
24	13	12	E3	PB0 ⁽⁶⁾ /TIM2_CH1/ LCD_SEG10 ⁽²⁾ / ADC1_IN18/COMP1_INP	I/O	TT (3)	X ⁽⁶⁾	X ⁽⁶⁾	х	HS	х	X	Port B0	Timer 2 - channel 1 / LCD segment 10 / ADC1_IN18 / Comparator 1 positive input
25	14	13		PB1/TIM3_CH1/ LCD_SEG11 ⁽²⁾ / ADC1_IN17/COMP1_INP	I/O	TT (3)	x	х	х	HS	х	X	Port B1	Timer 3 - channel 1 / LCD segment 11 / ADC1_IN17 / Comparator 1 positive input
26	15	14	F2	PB2/ TIM2_CH2/ LCD_SEG12 ⁽²⁾ / ADC1_IN16/COMP1_INP	I/O	TT (3)	x	х	х	HS	х	X	Port B2	Timer 2 - channel 2 / LCD segment 12 / ADC1_IN16/ Comparator 1 positive input
27	-	ı	-	PB3/TIM2_ETR/ LCD_SEG13 ⁽²⁾ / ADC1_IN15/COMP1_INP	I/O	TT (3)	х	х	Х	HS	Х	X	Port B3	Timer 2 - external trigger / LCD segment 13 /ADC1_IN15 / Comparator 1 positive input




Pin Output Input number Main function -QFP48/UFQFPN48 LQFP32/UFQFPN32 (after reset) High sink/source I/O leve Type Ext. interrupt **Default alternate JFQFPN28** WLCSP28 Pin name floating function mdw 0 Ч Digital power supply / Analog 8 7 G4 V_{DD1}/V_{DDA}/V_{REF+} S supply voltage / ADC1 positive voltage reference I/O ground / Analog ground voltage S 9 7 6 F4 V_{SS1}/V_{SSA}/V_{REF} ADC1 negative voltage reference S 39 V_{DD2} IOs supply voltage 40 V_{SS2} S IOs ground voltage [USART1 synchronous clock] (4) / SWIM input PA0⁽⁹⁾/[USART1_CK]⁽⁴⁾/ SWIM/BEEP/IR_TIM ⁽¹⁰⁾ $X^{(9)}$ I/O 28 Χ Χ Χ Port A0 and output / 1 32 A4 Х (10)Beep output / Infrared Timer output

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

- 2. Available on STM8L152xx devices only.
- 3. In the 3.6 V tolerant I/Os, protection diode to $\ensuremath{V_{DD}}$ is not implemented.
- 4. [] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).
- 5. In the 5 V tolerant I/Os, protection diode to V_{DD} is not implemented.
- 6. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V_{DD} are not implemented).
- 8. Available on STM8L151xx devices only.
- 9. The PA0 pin is in input pull-up during the reset phase and after reset release.
- 10. High Sink LED driver capability available on PA0.

Note: The slope control of all GPIO pins, except true open drain pins, can be programmed. By default, the slope control is limited to 2 MHz.



At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1 pin as general purpose output in the STM8L15x and STM8L16x reference manual (RM0031).


Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status				
0.00.5000		0014 004	0514					
0x00 5200		SPI1_CR1	SPI1 control register 1	0x00				
0x00 5201	_	SPI1_CR2	SPI1 control register 2	0x00				
0x00 5202		SPI1_ICR	SPI1 interrupt control register	0x00				
0x00 5203	SPI1	SPI1_SR	SPI1 status register	0x02				
0x00 5204		SPI1_DR	SPI1 data register	0x00				
0x00 5205		SPI1_CRCPR	SPI1 CRC polynomial register	0x07				
0x00 5206		SPI1_RXCRCR	SPI1 Rx CRC register	0x00				
0x00 5207		SPI1_TXCRCR	SPI1 Tx CRC register	0x00				
0x00 5208 to 0x00 520F		Reserved area (8 bytes)						
0x00 5210		I2C1_CR1	I2C1 control register 1	0x00				
0x00 5211		I2C1_CR2	I2C1 control register 2	0x00				
0x00 5212		I2C1_FREQR	I2C1 frequency register	0x00				
0x00 5213		I2C1_OARL	I2C1 own address register low	0x00				
0x00 5214		I2C1_OARH	I2C1 own address register high	0x00				
0x00 5215			Reserved (1 byte)					
0x00 5216		I2C1_DR	I2C1 data register	0x00				
0x00 5217	I2C1	I2C1_SR1	I2C1 status register 1	0x00				
0x00 5218		I2C1_SR2	I2C1 status register 2	0x00				
0x00 5219		I2C1_SR3	I2C1 status register 3	0x0x				
0x00 521A		I2C1_ITR	I2C1 interrupt control register	0x00				
0x00 521B	1	I2C1_CCRL	I2C1 clock control register low	0x00				
0x00 521C	1	I2C1_CCRH	I2C1 clock control register high	0x00				
0x00 521D	1	I2C1_TRISER	I2C1 TRISE register	0x02				
0x00 521E	1	I2C1_PECR	I2C1 packet error checking register	0x00				
0x00 521F to 0x00 522F		Reserved area (17 bytes)						

Table 11. Interrupt mapping (continued)

	Table 11. Interrupt mapping (continued)										
IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) ⁽¹⁾	Vector address				
19	TIM2	TIM2 update/overflow/ trigger/break interrupt	-	-	Yes	Yes	0x00 8054				
20	TIM2	TIM2 capture/ compare interrupt	-	-	Yes	Yes	0x00 8058				
21	TIM3	TIM3 update/overflow/ trigger/break interrupt	-	-	Yes	Yes	0x00 805C				
22	TIM3	TIM3 capture/ compare interrupt	-	-	Yes	Yes	0x00 8060				
23	TIM1	Update /overflow/trigger/ COM	-	-	-	Yes	0x00 8064				
24	TIM1	Capture/compare	-	-	-	Yes	0x00 8068				
25	TIM4	TIM4 update/overflow/ trigger interrupt	-	-	Yes	Yes	0x00 806C				
26	SPI1	SPI1 TX buffer empty/ RX buffer not empty/ error/wakeup interrupt	Yes	Yes	Yes	Yes	0x00 8070				
27	USART1	USART1 transmit data register empty/ transmission complete interrupt	-	-	Yes	Yes	0x00 8074				
28	USART1	USART1 received data ready/overrun error/ idle line detected/parity error/global error interrupt	-	-	Yes	Yes	0x00 8078				
29	I ² C1	I ² C1 interrupt ⁽³⁾	Yes	Yes	Yes	Yes	0x00 807C				

The Low power wait mode is entered when executing a WFE instruction in Low power run mode. In WFE mode, the
interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode.
When the interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.



^{2.} The interrupt from PVD is logically OR-ed with Port E and F interrupts. Register EXTI_CONF allows to select between Port E and Port F interrupt (see External interrupt port select register (EXTI_CONF) in the RM0031).

^{3.} The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.

7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block.

All option bytes can be modified in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 12* for details on option byte addresses.

The option bytes can also be modified 'on the fly' by the application in IAP mode, except for the ROP and UBC values which can only be taken into account when they are modified in ICP mode (with the SWIM).

Refer to the STM8L15x Flash programming manual (PM0054) and STM8 SWIM and Debug Manual (UM0470) for information on SWIM programming procedures.

Table 12. Option byte addresses

A .d .d	Ontion name	Option				0	ption bits	5			Factory	
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	default setting	
0x00 4800	Read-out protection (ROP)	OPT0				I	ROP[7:0]				0xAA	
0x00 4802	UBC (User Boot code size)	OPT1				ı	UBC[7:0]				0x00	
0x00 4807				Reserved								
0x00 4808	Independent watchdog option	OPT3 [3:0]	Reserved			WWDG _HALT	WWDG _HW	IWDG _HALT	IWDG _HW	0x00		
0x00 4809	Number of stabilization clock cycles for HSE and LSE oscillators	OPT4	Reserved			LSEC	NT[1:0]	HSEC	NT[1:0]	0x00		
0x00 480A	Brownout reset (BOR)	OPT5 [3:0]	Reserved BOR_TH BOR_ON				0x00					
0x00 480B	Bootloader	OPTBL	00701/15 01						0x00			
0x00 480C	option bytes (OPTBL)	[15:0]				OF	PTBL[15:()]			0x00	



9.3 Operating conditions

Subject to general operating conditions for V_{DD} and T_{A} .

9.3.1 General operating conditions

Table 18. General operating conditions

Symbol	Parameter	Co	onditions	Min.	Max.	Unit
f _{SYSCLK} ⁽¹⁾	System clock frequency	1.65 V	≤V _{DD} < 3.6 V	0	16	MHz
V _{DD}	Standard operating voltage		-	1.65 ⁽²⁾	3.6	V
V	Analog operating	ADC and DAC not used	Must be at the same	1.65 ⁽²⁾	3.6	V
V_{DDA}	voltage	ADC or DAC used	potential as V _{DD}	1.8	3.6	V
		L	_QFP48	-	288	
		UF	-	169		
	Power dissipation at T _A = 85 °C for suffix 6 devices	L	-	288		
P _D ⁽³⁾		UF	-	169		
		UF	FQFPN28	-	169	mW
		W	/LCSP28	-	286	
P _D (°)		L	_QFP48	-	77	
	Power dissipation at	UF	-	156		
	T _A = 125 °C for suffix 3 devices and at	L	-	85		
	T _A = 105 °C for suffix 7	UF	-	131		
	devices	UF	-QFPN28	-	42	1
		W	-	71		
		1.65 V ≤V _{DD} <	3.6 V (6 suffix version)	-40	85	
T_A	Temperature range	1.65 V ≤V _{DD} <	3.6 V (7 suffix version)	-40	105	°C
		1.65 V ≤V _{DD} <	3.6 V (3 suffix version)	-40	125	
TJ			C ≤T _A < 85 °C iffix version)	-40	105 ⁽⁴⁾	
	Junction temperature range		≤ T _A < 105 °C iffix version)	-40	110 ⁽⁴⁾	°C
			≤ T _A < 125 °C iffix version)	-40	130	

^{1.} $f_{SYSCLK} = f_{CPU}$

47/

66/142 DocID15962 Rev 15

^{2. 1.8} V at power-up, 1.65 V at power-down if BOR is disabled

^{3.} To calculate $P_{Dmax}(T_A)$, use the formula $P_{Dmax}=(T_{Jmax}-T_A)/\Theta_{JA}$ with T_{Jmax} in this table and Θ_{JA} in "Thermal characteristics" table.

^{4.} T_{Jmax} is given by the test limit. Above this value the product behavior is not guaranteed.

In the following table, data is based on characterization results, unless otherwise specified.

Table 24. Total current consumption and timing in Active-halt mode at V_{DD} = 1.65 V to 3.6 V

Symbol	Parameter		Condition	ns ⁽¹⁾	Тур	Max	Unit
				T _A = -40 °C to 25 °C	0.9	2.1	
				T _A = 55 °C	1.2	3	
			LCD OFF ⁽²⁾	T _A = 85 °C	1.5	3.4	
				T _A = 105 °C	2.6	6.6	
				T _A = 125 °C	5.1	12	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	1.4	3.1	
		LCD ON (static duty/	T _A = 55 °C	1.5	3.3		
			external	T _A = 85 °C	1.9	4.3	μΑ
			V _{LCD}) (3)	T _A = 105 °C	2.9	6.8	
I _{DD(AH)}	Supply current in	LSI RC		T _A = 125 °C	5.5	13	
·DD(AH)	Active-halt mode	(at 38 kHz)	LCD ON (1/4 duty/ external V _{LCD}) ⁽⁴⁾	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	1.9	4.3	
				T _A = 55 °C	1.95	4.4	
				T _A = 85 °C	2.4	5.4	
				T _A = 105 °C	3.4	7.6	
				T _A = 125 °C	6.0	15	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	3.9	8.75	
			LCD ON (1/4 duty/	T _A = 55 °C	4.15	9.3	
			internal	T _A = 85 °C	4.5	10.2	
			V _{LCD}) ⁽⁵⁾	T _A = 105 °C	5.6	13.5	
				T _A = 125 °C	6.8	16.3	

78/142 DocID15962 Rev 15

Table 24. Total current consumption and timing in Active-halt mode at V_{DD} = 1.65 V to 3.6 V

Symbol	Parameter		Conditio	ns ⁽¹⁾	Тур	Max	Unit
				T _A = -40 °C to 25 °C	0.5	1.2	
				T _A = 55 °C	0.62	1.4	
			LCD OFF ⁽⁷⁾	T _A = 85 °C	0.88	2.1	İ
				T _A = 105 °C	2.1	4.85	
				T _A = 125 °C	4.8	11	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	0.85	1.9	
		LSE external clock (32.768 kHz)	LCD ON (static duty/	T _A = 55 °C	0.95	2.2	
			external	T _A = 85 °C	1.3	3.2	
I _{DD(AH)}			V _{LCD}) (3)	T _A = 105 °C	2.3	5.3	
	Supply current in			T _A = 125 °C	5.0	12	μΑ
	Active-halt mode			T _A = -40 °C to 25 °C	1.5	2.5	
			LCD ON (1/4 duty/	T _A = 55 °C	1.6	3.8	
			external	T _A = 85 °C	1.8	4.2	
			V _{LCD}) ⁽⁴⁾	T _A = 105 °C	2.9	7.0	
				T _A = 125 °C	5.7	14	
			LCD ON (1/4 duty/ internal	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	3.4	7.6	
				T _A = 55 °C	3.7	8.3	
				T _A = 85 °C	3.9	9.2	
			V _{LCD}) ⁽⁵⁾	T _A = 105 °C	5.0	14.5	
				T _A = 125 °C	6.3	15.2	
I _{DD(WUFAH)}	Supply current during wakeup time from Active-halt mode (using HSI)	-		-	2.4	-	mA
t _{WU_HSI(AH)} ⁽⁸⁾⁽⁹⁾	Wakeup time from Active-halt mode to Run mode (using HSI)	-		-	4.7	7	μs
t _{WU_LSI(AH)} (8) (9)	Wakeup time from Active-halt mode to Run mode (using LSI)	-	-	-	150	ı	μs

- 1. No floating I/O, unless otherwise specified.
- 2. RTC enabled. Clock source = LSI
- 3. RTC enabled, LCD enabled with external $V_{LCD} = 3 V$, static duty, division ratio = 256, all pixels active, no LCD connected.
- 4. RTC enabled, LCD enabled with external V_{LCD}, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- LCD enabled with internal LCD booster V_{LCD} = 3 V, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- 6. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption (I_{DD LSE}) must be added. Refer to *Table* 32.
- 7. RTC enabled. Clock source = LSE.
- 8. Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after t_{WU} .
- 9. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 register.



Output driving current

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified.

Table 39. Output driving current (high sink ports)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
High sink	V _{OL} ⁽¹⁾	Output low level voltage for an I/O nin	I_{IO} = +2 mA, V_{DD} = 3.0 V	-	0.45	V
			I _{IO} = +2 mA, V _{DD} = 1.8 V	-	0.45	>
			I _{IO} = +10 mA, V _{DD} = 3.0 V	-	0.7	٧
		Output high level voltage for an I/O pin	I _{IO} = -2 mA, V _{DD} = 3.0 V	V _{DD} -0.45	-	\
	V _{OH} ⁽²⁾		I _{IO} = -1 mA, V _{DD} = 1.8 V	V _{DD} -0.45	-	٧
			I _{IO} = -10 mA, V _{DD} = 3.0 V	V _{DD} -0.7	-	V

The I_{IO} current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

Table 40. Output driving current (true open drain ports)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
Open drain	Va. (1)	Output low lovel voltage for an I/O pin	I_{IO} = +3 mA, V_{DD} = 3.0 V	-	0.45	V
	V _{OL} ⁽¹⁾	OL (1) Output low level voltage for an I/O pin		-	0.45	V

The I_{IO} current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

Table 41. Output driving current (PA0 with high sink LED driver capability)

		· · · · · · · · · · · · · · · · · · ·				
I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
罡	V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +20 mA, V _{DD} = 2.0 V	-	0.45	٧

^{1.} The I_{IO} current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .



^{2.} The I_{IO} current sourced must always respect the absolute maximum rating specified in *Table 16* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

9.3.8 Communication interfaces

SPI1 - Serial peripheral interface

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under ambient temperature, f_{SYSCLK} frequency and V_{DD} supply voltage conditions summarized in *Section 9.3.1*. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 43. SPI1 characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
f _{SCK}	SPI1 clock frequency	Master mode	0	8	
1/t _{c(SCK)}	SPTI Clock frequency	Slave mode	0	8	MHz
t _{r(SCK)}	SPI1 clock rise and fall time	Capacitive load: C = 30 pF	-	30	
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4 x 1/f _{SYSCLK}	-	
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	80	-	
t _{w(SCKH)} (2) t _{w(SCKL)} (2)	SCK high and low time	Master mode, f _{MASTER} = 8 MHz, f _{SCK} = 4 MHz	105	145	
t _{su(MI)} (2)	Data input setup time	Master mode	30	-	
$t_{su(MI)}^{(2)}$ $t_{su(SI)}^{(2)}$	Data input setup time	Slave mode	3	-	
t _{h(MI)} (2)	Data input hald time	Master mode	15		
t _{h(MI)} (2) t _{h(SI)} (2)	Data input hold time	Slave mode	0	-	ns
t _{a(SO)} (2)(3)	Data output access time	Slave mode	-	3x 1/f _{SYSCLK}	
t _{dis(SO)} (2)(4)	Data output disable time	Slave mode	30	-	
t _{v(SO)} (2)	Data output valid time	Slave mode (after enable edge)	-	60	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode (after enable edge)	-	20	
t _{h(SO)} ⁽²⁾		Slave mode (after enable edge)	15	-	
t _{h(MO)} ⁽²⁾	Data output hold time	Master mode (after enable edge)	1	-	

^{1.} Parameters are given by selecting 10 MHz I/O output frequency.

^{2.} Values based on design simulation and/or characterization results.

^{3.} Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

^{4.} Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.




Figure 36. SPI1 timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



9.3.10 Embedded reference voltage

In the following table, data is based on characterization results, not tested in production, unless otherwise specified.

Table 46. Reference voltage characteristics

Symbol	Parameter	Conditions	Min	Тур	Max.	Unit
I _{REFINT}	Internal reference voltage consumption	-	-	1.4	-	μΑ
T _{S_VREFINT} (1)(2)	ADC sampling time when reading the internal reference voltage	-	-	5	10	μs
I _{BUF} ⁽²⁾	Internal reference voltage buffer consumption (used for ADC)	-	-	13.5	25	μΑ
V _{REFINT out}	Reference voltage output	-	1.202 ⁽³⁾	1.224	1.242 ⁽³⁾	V
I _{LPBUF} ⁽²⁾	Internal reference voltage low power buffer consumption (used for comparators or output)	-	1	730	1200	nA
I _{REFOUT} ⁽²⁾	Buffer output current ⁽⁴⁾	-	-	-	1	μΑ
C _{REFOUT}	Reference voltage output load	-	-	-	50	pF
t _{VREFINT}	Internal reference voltage startup time	-	-	2	3	ms
t _{BUFEN} (2)	Internal reference voltage buffer startup time once enabled ⁽¹⁾	-	-	-	10	μs
ACC _{VREFINT}	Accuracy of V _{REFINT} stored in the VREFINT_Factory_CONV byte ⁽⁵⁾	-	-	i	± 5	mV
STAB _{VREFINT}	Stability of V _{REFINT} over temperature	-40 °C ≤T _A ≤ 125 °C	-	20	50	ppm/°C
	Stability of V _{REFINT} over temperature	0 °C ≤T _A ≤ 50 °C	-	-	20	ppm/°C
STAB _{VREFINT}	Stability of V _{REFINT} after 1000 hours	-	-	-	TBD	ppm

^{1.} Defined when ADC output reaches its final value ±1/2LSB

^{2.} Data guaranteed by design.

^{3.} Tested in production at V_{DD} = 3 V ±10 mV.

^{4.} To guaranty less than 1% $V_{\mbox{\scriptsize REFOUT}}$ deviation.


^{5.} Measured at V_{DD} = 3 V ±10 mV. This value takes into account V_{DD} accuracy and ADC conversion accuracy.

Table 65. UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

Cumahal	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
A3	-	0.152	-	-	0.0060	-	
b	0.180	0.230	0.280	0.0071	0.0091	0.0110	
D	4.900	5.000	5.100	0.1929	0.1969	0.2008	
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417	
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417	
E	4.900	5.000	5.100	0.1929	0.1969	0.2008	
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417	
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417	
е	-	0.500	-	-	0.0197	-	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
ddd	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 53. UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

Table 69. Document revision history (continued)

Date	Revision	cht revision history (continued) Changes
2410	1,01131011	-
23-Jul-2010	5	Modified Introduction and Description. Modified Table: Legend/abbreviation for table 5 and Table: Medium density STM8L15x pin description (for PA0, PA1, PB0 and PB4 and for reset states in the floating input column) Modified Figure: Low density STM8L151xx device block diagram, Figure: Low density STM8L15x clock tree diagram, Figure: Low power modes and Figure: Low power real-time clock. Modified CLK_PCKENR2 and CLK_HSICALR reset values in Table: General hardware register map. Modified notes below Figure: Memory map. Modified PA_CR1 reset value. Modified reset values for Px_IDR registers. Modified Table: Voltage characteristics and Table: Current characteristics. Modified V _{IH} in Table: I/O static characteristics. Modified Table: Total current consumption in Wait mode. Modified Figure Typical application with I2C bus and timing diagram 1). Modified R _H and R _L in Table: LCD characteristics. Added graphs in Section: Electrical parameters. Modified note 3 below Table: Reference voltage characteristics. Modified note 1 below Table: TS characteristics. Changed V _{ESD(CDM)} value in Table: ESD absolute maximum ratings. Updated notes for UFQFPN32 and UFQFPN48 packages.
11-Mar-2011	6	Modified note on true open drain I/Os and I/O level columns in Table: Medium density STM8L15x pin description. Remapping option removed for USART1_TX, USART1_RX, and USART1_CK on PC2, PC3 and PC4 in Table: Medium density STM8L15x pin description. Modified IDWDG_KR reset value in Table: General hardware register map. Replaced VREF_OUT with VREFINT and TIMx_TRIG with TIMx_ETR. Added Table: Factory conversion registers. Modified reset values for TIM1_DCR1, IWDG_KR, RTC_DR1, RTC_DR2, RTC_SPRERH, RTC_SPRERL, RTC_APRER, RTC_WUTRH, and RTC_WUTRL in Table: General hardware register map. Added notes to certain values in Section: Embedded reference voltage and Section: Temperature sensor.

138/142 DocID15962 Rev 15