

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | STM8  |
| Core Size                  | 8-Bit   |
| Speed                      | 16MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT  |
| Number of I/O              | 30  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 22x12b; D/A 1x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-UFQFN Exposed Pad  |
| Supplier Device Package    | 32-UFQFPN (5x5)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151k4u6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151k4u6tr</a> |

|          |  |           |
|----------|--|-----------|
| 3.16     | Beeper   | 23        |
| 3.17     | Communication interfaces                               | 24        |
| 3.17.1   | SPI  | 24        |
| 3.17.2   | I <sup>2</sup> C                                       | 24        |
| 3.17.3   | USART  | 24        |
| 3.18     | Infrared (IR) interface                                | 24        |
| 3.19     | Development support                                    | 25        |
| <b>4</b> | <b>Pinout and pin description</b>                      | <b>26</b> |
| 4.1      | System configuration options                           | 37        |
| <b>5</b> | <b>Memory and register map</b>                         | <b>38</b> |
| 5.1      | Memory mapping   | 38        |
| 5.2      | Register map   | 39        |
| <b>6</b> | <b>Interrupt vector mapping</b>                        | <b>57</b> |
| <b>7</b> | <b>Option bytes</b>                                    | <b>59</b> |
| <b>8</b> | <b>Unique ID</b>                                       | <b>62</b> |
| <b>9</b> | <b>Electrical parameters</b>                           | <b>63</b> |
| 9.1      | Parameter conditions                                   | 63        |
| 9.1.1    | Minimum and maximum values                             | 63        |
| 9.1.2    | Typical values   | 63        |
| 9.1.3    | Typical curves   | 63        |
| 9.1.4    | Loading capacitor                                      | 63        |
| 9.1.5    | Pin input voltage                                      | 64        |
| 9.2      | Absolute maximum ratings                               | 64        |
| 9.3      | Operating conditions                                   | 66        |
| 9.3.1    | General operating conditions                           | 66        |
| 9.3.2    | Embedded reset and power control block characteristics | 67        |
| 9.3.3    | Supply current characteristics                         | 68        |
| 9.3.4    | Clock and timing characteristics                       | 82        |
| 9.3.5    | Memory characteristics                                 | 88        |
| 9.3.6    | I/O current injection characteristics                  | 89        |
| 9.3.7    | I/O port pin characteristics                           | 89        |

|           |        |                                  |            |
|-----------|--------|----------------------------------|------------|
|           | 9.3.8  | Communication interfaces         | 97         |
|           | 9.3.9  | LCD controller (STM8L152xx only) | 102        |
|           | 9.3.10 | Embedded reference voltage       | 103        |
|           | 9.3.11 | Temperature sensor               | 104        |
|           | 9.3.12 | Comparator characteristics       | 104        |
|           | 9.3.13 | 12-bit DAC characteristics       | 106        |
|           | 9.3.14 | 12-bit ADC1 characteristics      | 108        |
|           | 9.3.15 | EMC characteristics              | 114        |
| <b>10</b> |        | <b>Package information</b>       | <b>116</b> |
|           | 10.1   | ECOPACK                          | 116        |
|           | 10.2   | LQFP48 package information       | 116        |
|           | 10.3   | UFQFPN48 package information     | 120        |
|           | 10.4   | LQFP32 package information       | 123        |
|           | 10.5   | UFQFPN32 package information     | 126        |
|           | 10.6   | UFQFPN28 package information     | 129        |
|           | 10.7   | WLCSP28 package information      | 132        |
|           | 10.8   | Thermal characteristics          | 135        |
| <b>11</b> |        | <b>Part numbering</b>            | <b>136</b> |
| <b>12</b> |        | <b>Revision history</b>          | <b>137</b> |

## List of tables

|           |  |     |
|-----------|--|-----|
| Table 1.  | Device summary . . . . .   | 1   |
| Table 2.  | Medium-density STM8L151x4/6 and STM8L152x4/6 low-power device features and peripheral counts . . . . . | 12  |
| Table 3.  | Timer feature comparison . . . . .   | 22  |
| Table 4.  | Legend/abbreviation for table 5 . . . . .  | 29  |
| Table 5.  | Medium-density STM8L151x4/6, STM8L152x4/6 pin description . . . . .                                    | 29  |
| Table 6.  | Flash and RAM boundary addresses . . . . .   | 39  |
| Table 7.  | Factory conversion registers . . . . .   | 39  |
| Table 8.  | I/O port hardware register map . . . . .   | 39  |
| Table 9.  | General hardware register map . . . . .  | 40  |
| Table 10. | CPU/SWIM/debug module/interrupt controller registers . . . . .   | 55  |
| Table 11. | Interrupt mapping . . . . .  | 57  |
| Table 12. | Option byte addresses . . . . .  | 59  |
| Table 13. | Option byte description . . . . .  | 60  |
| Table 14. | Unique ID registers (96 bits) . . . . .  | 62  |
| Table 15. | Voltage characteristics . . . . .  | 64  |
| Table 16. | Current characteristics . . . . .  | 65  |
| Table 17. | Thermal characteristics . . . . .  | 65  |
| Table 18. | General operating conditions . . . . .   | 66  |
| Table 19. | Embedded reset and power control block characteristics . . . . .                                       | 67  |
| Table 20. | Total current consumption in Run mode . . . . .  | 69  |
| Table 21. | Total current consumption in Wait mode . . . . .   | 71  |
| Table 22. | Total current consumption and timing in Low power run mode at VDD = 1.65 V to 3.6 V . . . . .          | 74  |
| Table 23. | Total current consumption in Low power wait mode at VDD = 1.65 V to 3.6 V . . . . .                    | 76  |
| Table 24. | Total current consumption and timing in Active-halt mode at VDD = 1.65 V to 3.6 V . . . . .            | 78  |
| Table 25. | Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal . . . . .         | 80  |
| Table 26. | Total current consumption and timing in Halt mode at VDD = 1.65 to 3.6 V . . . . .                     | 80  |
| Table 27. | Peripheral current consumption . . . . .   | 81  |
| Table 28. | Current consumption under external reset . . . . .   | 82  |
| Table 29. | HSE external clock characteristics . . . . .   | 82  |
| Table 30. | LSE external clock characteristics . . . . .   | 82  |
| Table 31. | HSE oscillator characteristics . . . . .   | 83  |
| Table 32. | LSE oscillator characteristics . . . . .   | 84  |
| Table 33. | HSI oscillator characteristics . . . . .   | 85  |
| Table 34. | LSI oscillator characteristics . . . . .   | 86  |
| Table 35. | RAM and hardware registers . . . . .   | 88  |
| Table 36. | Flash program and data EEPROM memory . . . . .   | 88  |
| Table 37. | I/O current injection susceptibility . . . . .   | 89  |
| Table 38. | I/O static characteristics . . . . .   | 90  |
| Table 39. | Output driving current (high sink ports) . . . . .   | 93  |
| Table 40. | Output driving current (true open drain ports) . . . . .   | 93  |
| Table 41. | Output driving current (PA0 with high sink LED driver capability) . . . . .                            | 93  |
| Table 42. | NRST pin characteristics . . . . .   | 95  |
| Table 43. | SPI1 characteristics . . . . .   | 97  |
| Table 44. | I2C characteristics . . . . .  | 100 |
| Table 45. | LCD characteristics . . . . .  | 102 |
| Table 46. | Reference voltage characteristics . . . . .  | 103 |

## 3.3 Reset and supply management

### 3.3.1 Power supply scheme

The device requires a 1.65 V to 3.6 V operating supply voltage ( $V_{DD}$ ). The external power supply pins must be connected as follows:

- $V_{SS1}$ ;  $V_{DD1}$  = 1.8 to 3.6 V, down to 1.65 V at power down: external power supply for I/Os and for the internal regulator. Provided externally through  $V_{DD1}$  pins, the corresponding ground pin is  $V_{SS1}$ .
- $V_{SSA}$ ;  $V_{DDA}$  = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for analog peripherals (minimum voltage to be applied to  $V_{DDA}$  is 1.8 V when the ADC1 is used).  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD1}$  and  $V_{SS1}$ , respectively.
- $V_{SS2}$ ;  $V_{DD2}$  = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for I/Os.  $V_{DD2}$  and  $V_{SS2}$  must be connected to  $V_{DD1}$  and  $V_{SS1}$ , respectively.
- $V_{REF+}$ ;  $V_{REF-}$  (for ADC1): external reference voltage for ADC1. Must be provided externally through  $V_{REF+}$  and  $V_{REF-}$  pin.
- $V_{REF+}$  (for DAC): external voltage reference for DAC must be provided externally through  $V_{REF+}$ .

### 3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. At power-on, BOR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently (in which case, the  $V_{DD}$  min value at power down is 1.65 V).

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains under reset when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.3.3 Voltage regulator


The medium-density STM8L151x4/6 and STM8L152x4/6 embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes.
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes.

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

Figure 8. STM8L152K4, STM8L152K6 32-pin package pinout (with LCD)



1. Example given for the UFQFPN32 package. The pinout is the same for the LQFP32 package.

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

| Pin number      |                 |          |         | Pin name   | Type | I/O level | Input            |                  |                | Output           |    |    | Main function (after reset) | Default alternate function   |
|-----------------|-----------------|----------|---------|--|------|-----------|------------------|------------------|----------------|------------------|----|----|-----------------------------|--|
| LQFP48/UFQFPN48 | LQFP32/UFQFPN32 | UFQFPN28 | WLCSP28 |  |      |           | floating         | wpu              | Ext. interrupt | High sink/source | OD | PP |                             |  |
|                 |                 |          |         |  |      |           |                  |                  |                |                  |    |    |                             |  |
| -               | 5               | 5        | D4      | PA5/TIM3_BKIN/<br>[TIM3_ETR] <sup>(4)</sup> /<br>LCD_COM1 <sup>(2)</sup> /ADC1_IN1/<br>COMP1_INP | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | <b>Port A5</b>              | Timer 3 - break input /<br>[Timer 3 - external<br>trigger] / LCD_COM 1 /<br>ADC1 input 1 /<br>Comparator 1 positive<br>input |
| 7               | 6               | -        | -       | PA6/[ADC1_TRIG] <sup>(4)</sup> /<br>LCD_COM2 <sup>(2)</sup> /ADC1_IN0/<br>COMP1_INP              | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | <b>Port A6</b>              | [ADC1 - trigger] /<br>LCD_COM2 /<br>ADC1 input 0 /<br>Comparator 1 positive<br>input   |
| 8               | -               | -        | -       | PA7/LCD_SEG0 <sup>(2)(5)</sup>   | I/O  | FT        | X                | X                | X              | HS               | X  | X  | <b>Port A7</b>              | LCD segment 0  |
| 24              | 13              | 12       | E3      | PB0 <sup>(6)</sup> /TIM2_CH1/<br>LCD_SEG10 <sup>(2)</sup> /<br>ADC1_IN18/COMP1_INP               | I/O  | TT<br>(3) | X <sup>(6)</sup> | X <sup>(6)</sup> | X              | HS               | X  | X  | <b>Port B0</b>              | Timer 2 - channel 1 /<br>LCD segment 10 /<br>ADC1_IN18 /<br>Comparator 1 positive<br>input                                   |
| 25              | 14              | 13       | G1      | PB1/TIM3_CH1/<br>LCD_SEG11 <sup>(2)</sup> /<br>ADC1_IN17/COMP1_INP                               | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | <b>Port B1</b>              | Timer 3 - channel 1 /<br>LCD segment 11 /<br>ADC1_IN17 /<br>Comparator 1 positive<br>input                                   |
| 26              | 15              | 14       | F2      | PB2/ TIM2_CH2/<br>LCD_SEG12 <sup>(2)</sup> /<br>ADC1_IN16/COMP1_INP                              | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | <b>Port B2</b>              | Timer 2 - channel 2 /<br>LCD segment 12 /<br>ADC1_IN16/<br>Comparator 1 positive<br>input                                    |
| 27              | -               | -        | -       | PB3/TIM2_ETR/<br>LCD_SEG13 <sup>(2)</sup> /<br>ADC1_IN15/COMP1_INP                               | I/O  | TT<br>(3) | X                | X                | X              | HS               | X  | X  | <b>Port B3</b>              | Timer 2 - external trigger<br>/ LCD segment 13<br>/ADC1_IN15 /<br>Comparator 1 positive<br>input                             |

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

| Pin number      |                 |          |         | Pin name  | Type | I/O level         | Input    |     |                | Output           |    |    | Main function (after reset)  | Default alternate function  |
|-----------------|-----------------|----------|---------|---|------|-------------------|----------|-----|----------------|------------------|----|----|------------------------------|---|
| LQFP48/UFQFPN48 | LQFP32/UFQFPN32 | UFQFPN28 | WLCSP28 |   |      |                   | floating | wpu | Ext. interrupt | High sink/source | OD | PP |                              |   |
|                 |                 |          |         |   |      |                   |          |     |                |                  |    |    |                              |   |
| 44              | 30              | 26       | A3      | PC5/OSC32_IN<br>/[SPI1_NSS] <sup>(4)</sup> /<br>[USART1_TX] <sup>(4)</sup>                                      | I/O  |                   | X        | X   | X              | HS               | X  | X  | <b>Port C5</b>               | LSE oscillator input /<br>[SPI1 master/slave select] / [USART1 transmit]  |
| 45              | 31              | 27       | B3      | PC6/OSC32_OUT/<br>[SPI1_SCK] <sup>(4)</sup> /<br>[USART1_RX] <sup>(4)</sup>                                     | I/O  |                   | X        | X   | X              | HS               | X  | X  | <b>Port C6</b>               | LSE oscillator output /<br>[SPI1 clock] / [USART1 receive]  |
| 46              | -               | -        | -       | PC7/LCD_SEG25 <sup>(2)</sup> /<br>ADC1_IN3/COMP2_INM/<br>COMP1_INP  | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port C7</b>               | LCD segment 25<br>/ADC1_IN3/ Comparator<br>negative input /<br>Comparator 1 positive<br>input   |
| 20              | -               | 8        | G3      | PD0/TIM3_CH2/<br>[ADC1_TRIG] <sup>(4)</sup> /<br>LCD_SEG7 <sup>(2)</sup> /ADC1_IN2<br>2/COMP2_INP/<br>COMP1_INP | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port D0</b>               | Timer 3 - channel 2 /<br>[ADC1_Trigger] / LCD<br>segment 7 / ADC1_IN22<br>/ Comparator 2 positive<br>input / Comparator 1<br>positive input               |
| -               | 9               | -        | -       | PD0/TIM3_CH2/<br>[ADC1_TRIG] <sup>(4)</sup> /<br>ADC1_IN22/COMP2_INP/<br>COMP1_INP                              | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port D0<sup>(8)</sup></b> | Timer 3 - channel 2 /<br>[ADC1_Trigger] /<br>ADC1_IN22 /<br>Comparator 2 positive<br>input / Comparator 1<br>positive input                               |
| 21              | -               | -        | -       | PD1/TIM3_ETR/<br>LCD_COM3 <sup>(2)</sup> /<br>ADC1_IN21/COMP2_INP/<br>COMP1_INP                                 | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port D1</b>               | Timer 3 - external trigger<br>/ LCD_COM3 /<br>ADC1_IN21 /<br>comparator 2 positive<br>input / Comparator 1<br>positive input                              |
| -               | 10              | -        | -       | PD1/TIM1_CH3N/[TIM3_ETR] <sup>(4)</sup> / LCD_COM3 <sup>(2)</sup> /<br>ADC1_IN21/COMP2_INP/<br>COMP1_INP        | I/O  | TT <sub>(3)</sub> | X        | X   | X              | HS               | X  | X  | <b>Port D1</b>               | [Timer 3 - external<br>trigger]/ TIM1 inverted<br>channel 3 / LCD_COM3/<br>ADC1_IN21 /<br>Comparator 2 positive<br>input / Comparator 1<br>positive input |

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

| Pin number      |                 |          |         | Pin name  | Type | I/O level         | Input    |     |                | Output           |    |    | Main function (after reset) | Default alternate function   |
|-----------------|-----------------|----------|---------|---|------|-------------------|----------|-----|----------------|------------------|----|----|-----------------------------|--|
| LQFP48/UFQFPN48 | LQFP32/UFQFPN32 | UFQFPN28 | WLCSP28 |   |      |                   | floating | wpu | Ext. interrupt | High sink/source | OD | PP |                             |  |
|                 |                 |          |         |   |      |                   |          |     |                |                  |    |    |                             |  |
| 36              | 24              | -        | -       | PD7/TIM1_CH1N /LCD_SEG21 <sup>(2)</sup> /ADC1_IN7/RTC_ALARM/ VREFINT/ COMP1_INP | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port D7</b>              | Timer 1 - inverted channel 1/ LCD segment 21 / ADC1_IN7 / RTC alarm / Internal voltage reference output /Comparator 1 positive input |
| 14              | -               | -        | -       | PE0 <sup>(5)</sup> /LCD_SEG1 <sup>(2)</sup>                                     | I/O  | FT                | X        | X   | X              | HS               | X  | X  | <b>Port E0</b>              | LCD segment 1  |
| 15              | -               | -        | -       | PE1/TIM1_CH2N /LCD_SEG2 <sup>(2)</sup>  | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E1</b>              | Timer 1 - inverted channel 2 / LCD segment 2   |
| 16              | -               | -        | -       | PE2/TIM1_CH3N /LCD_SEG3 <sup>(2)</sup>  | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E2</b>              | Timer 1 - inverted channel 3 / LCD segment 3   |
| 17              | -               | -        | -       | PE3/LCD_SEG4 <sup>(2)</sup>   | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E3</b>              | LCD segment 4  |
| 18              | -               | -        | -       | PE4/LCD_SEG5 <sup>(2)</sup>   | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E4</b>              | LCD segment 5  |
| 19              | -               | -        | -       | PE5/LCD_SEG6 <sup>(2)</sup> /ADC1_IN23/COMP2_INP/ COMP1_INP                     | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E5</b>              | LCD segment 6 / ADC1_IN23 / Comparator 2 positive input / Comparator 1 positive input  |
| 47              | -               | -        | -       | PE6/LCD_SEG26 <sup>(2)</sup> /PVD_IN  | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E6</b>              | LCD segment 26/PVD_IN  |
| 48              | -               | -        | -       | PE7/LCD_SEG27 <sup>(2)</sup>  | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port E7</b>              | LCD segment 27   |
| 32              | -               | -        | -       | PF0/ADC1_IN24/ DAC_OUT  | I/O  | TT <sup>(3)</sup> | X        | X   | X              | HS               | X  | X  | <b>Port F0</b>              | ADC1_IN24 / DAC_OUT  |
| 13              | 9               | -        | -       | VLCD <sup>(2)</sup>   | S    | -                 | -        | -   | -              | -                | -  | -  | -                           | LCD booster external capacitor   |
| 13              | -               | -        | -       | Reserved <sup>(8)</sup>   | -    | -                 | -        | -   | -              | -                | -  | -  | -                           | Reserved. Must be tied to V <sub>DD</sub>  |
| 10              | -               | -        | -       | V <sub>DD</sub>   | S    | -                 | -        | -   | -              | -                | -  | -  | -                           | Digital power supply   |
| 11              | -               | -        | -       | V <sub>DDA</sub>  | S    | -                 | -        | -   | -              | -                | -  | -  | -                           | Analog supply voltage  |
| 12              | -               | -        | -       | V <sub>REF+</sub>   | S    | -                 | -        | -   | -              | -                | -  | -  | -                           | ADC1 and DAC positive voltage reference  |



**Table 8. I/O port hardware register map (continued)**

| Address   | Block  | Register label | Register name                     | Reset status |
|-----------|--------|----------------|-----------------------------------|--------------|
| 0x00 500A | Port C | PC_ODR         | Port C data output latch register | 0x00         |
| 0x00 500B |        | PC_IDR         | Port C input pin value register   | 0xXX         |
| 0x00 500C |        | PC_DDR         | Port C data direction register    | 0x00         |
| 0x00 500D |        | PC_CR1         | Port C control register 1         | 0x00         |
| 0x00 500E |        | PC_CR2         | Port C control register 2         | 0x00         |
| 0x00 500F | Port D | PD_ODR         | Port D data output latch register | 0x00         |
| 0x00 5010 |        | PD_IDR         | Port D input pin value register   | 0xXX         |
| 0x00 5011 |        | PD_DDR         | Port D data direction register    | 0x00         |
| 0x00 5012 |        | PD_CR1         | Port D control register 1         | 0x00         |
| 0x00 5013 |        | PD_CR2         | Port D control register 2         | 0x00         |
| 0x00 5014 | Port E | PE_ODR         | Port E data output latch register | 0x00         |
| 0x00 5015 |        | PE_IDR         | Port E input pin value register   | 0xXX         |
| 0x00 5016 |        | PE_DDR         | Port E data direction register    | 0x00         |
| 0x00 5017 |        | PE_CR1         | Port E control register 1         | 0x00         |
| 0x00 5018 |        | PE_CR2         | Port E control register 2         | 0x00         |
| 0x00 5019 | Port F | PF_ODR         | Port F data output latch register | 0x00         |
| 0x00 501A |        | PF_IDR         | Port F input pin value register   | 0xXX         |
| 0x00 501B |        | PF_DDR         | Port F data direction register    | 0x00         |
| 0x00 501C |        | PF_CR1         | Port F control register 1         | 0x00         |
| 0x00 501D |        | PF_CR2         | Port F control register 2         | 0x00         |

**Table 9. General hardware register map**

| Address                      | Block                    | Register label | Register name                                    | Reset status |
|------------------------------|--------------------------|----------------|--|--------------|
| 0x00 501E<br>to<br>0x00 5049 | Reserved area (28 bytes) |                |  |              |
| 0x00 5050                    | Flash                    | FLASH_CR1      | Flash control register 1                         | 0x00         |
| 0x00 5051                    |                          | FLASH_CR2      | Flash control register 2                         | 0x00         |
| 0x00 5052                    |                          | FLASH_PUKR     | Flash program memory unprotection key register   | 0x00         |
| 0x00 5053                    |                          | FLASH_DUKR     | Data EEPROM unprotection key register            | 0x00         |
| 0x00 5054                    |                          | FLASH_IAPSR    | Flash in-application programming status register | 0x00         |

Table 9. General hardware register map (continued)

| Address                | Block | Register label           | Register name  | Reset status |
|------------------------|-------|--------------------------|--|--------------|
| 0x00 5055 to 0x00 506F |       | Reserved area (27 bytes) |  |              |
| 0x00 5070              | DMA1  | DMA1_GCSR                | DMA1 global configuration & status register          | 0xFC         |
| 0x00 5071              |       | DMA1_GIR1                | DMA1 global interrupt register 1                     | 0x00         |
| 0x00 5072 to 0x00 5074 |       | Reserved area (3 bytes)  |  |              |
| 0x00 5075              |       | DMA1_C0CR                | DMA1 channel 0 configuration register                | 0x00         |
| 0x00 5076              |       | DMA1_C0SPR               | DMA1 channel 0 status & priority register            | 0x00         |
| 0x00 5077              |       | DMA1_C0NDTR              | DMA1 number of data to transfer register (channel 0) | 0x00         |
| 0x00 5078              |       | DMA1_C0PARH              | DMA1 peripheral address high register (channel 0)    | 0x52         |
| 0x00 5079              |       | DMA1_C0PARL              | DMA1 peripheral address low register (channel 0)     | 0x00         |
| 0x00 507A              |       | Reserved area (1 byte)   |  |              |
| 0x00 507B              |       | DMA1_C0M0ARH             | DMA1 memory 0 address high register (channel 0)      | 0x00         |
| 0x00 507C              |       | DMA1_C0M0ARL             | DMA1 memory 0 address low register (channel 0)       | 0x00         |
| 0x00 507D to 0x00 507E |       | Reserved area (2 bytes)  |  |              |
| 0x00 507F              |       | DMA1_C1CR                | DMA1 channel 1 configuration register                | 0x00         |
| 0x00 5080              |       | DMA1_C1SPR               | DMA1 channel 1 status & priority register            | 0x00         |
| 0x00 5081              |       | DMA1_C1NDTR              | DMA1 number of data to transfer register (channel 1) | 0x00         |
| 0x00 5082              |       | DMA1_C1PARH              | DMA1 peripheral address high register (channel 1)    | 0x52         |
| 0x00 5083              |       | DMA1_C1PARL              | DMA1 peripheral address low register (channel 1)     | 0x00         |

Table 9. General hardware register map (continued)

| Address                      | Block  | Register label           | Register name               | Reset status |
|------------------------------|--------|--------------------------|-----------------------------|--------------|
| 0x00 5230                    | USART1 | USART1_SR                | USART1 status register      | 0xC0         |
| 0x00 5231                    |        | USART1_DR                | USART1 data register        | undefined    |
| 0x00 5232                    |        | USART1_BRR1              | USART1 baud rate register 1 | 0x00         |
| 0x00 5233                    |        | USART1_BRR2              | USART1 baud rate register 2 | 0x00         |
| 0x00 5234                    |        | USART1_CR1               | USART1 control register 1   | 0x00         |
| 0x00 5235                    |        | USART1_CR2               | USART1 control register 2   | 0x00         |
| 0x00 5236                    |        | USART1_CR3               | USART1 control register 3   | 0x00         |
| 0x00 5237                    |        | USART1_CR4               | USART1 control register 4   | 0x00         |
| 0x00 5238                    |        | USART1_CR5               | USART1 control register 5   | 0x00         |
| 0x00 5239                    |        | USART1_GTR               | USART1 guard time register  | 0x00         |
| 0x00 523A                    |        | USART1_PSCR              | USART1 prescaler register   | 0x00         |
| 0x00 523B<br>to<br>0x00 524F |        | Reserved area (21 bytes) |                             |              |

## 9 Electrical parameters

### 9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to  $V_{SS}$ .

#### 9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25\text{ }^\circ\text{C}$  and  $T_A = T_A \text{ max}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics is indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ( $\text{mean} \pm 3\Sigma$ ).

#### 9.1.2 Typical values

Unless otherwise specified, typical data is based on  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3\text{ V}$ . It is given only as design guidelines and is not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ( $\text{mean} \pm 2\Sigma$ ).


#### 9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 9.1.4 Loading capacitor


The loading conditions used for pin parameter measurement are shown in [Figure 10](#).

**Figure 10. Pin loading conditions**



1. Data guaranteed by design.
2. Data based on characterization results.

Figure 12. POR/BOR thresholds



### 9.3.3 Supply current characteristics

#### Total current consumption

The MCU is placed under the following conditions:


- | All I/O pins in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- | All peripherals are disabled except if explicitly mentioned.

In the following table, data is based on characterization results, unless otherwise specified.

Subject to general operating conditions for V<sub>DD</sub> and T<sub>A</sub>.

5. CPU executing typical data processing
6. The run from RAM consumption can be approximated with the linear formula:  
 $I_{DD}(\text{run\_from\_RAM}) = \text{Freq} * 90 \mu\text{A}/\text{MHz} + 380 \mu\text{A}$
7. Oscillator bypassed (HSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the HSE consumption ( $I_{DD \text{ HSE}}$ ) must be added. Refer to [Table 37](#).
8. Tested in production.
9. The run from Flash consumption can be approximated with the linear formula:  
 $I_{DD}(\text{run\_from\_Flash}) = \text{Freq} * 195 \mu\text{A}/\text{MHz} + 440 \mu\text{A}$
10. Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption ( $I_{DD \text{ LSE}}$ ) must be added. Refer to [Table 32](#).

Figure 13. Typ.  $I_{DD}(\text{RUN})$  vs.  $V_{DD}$ ,  $f_{\text{CPU}} = 16 \text{ MHz}$




1. Typical current consumption measured with code executed from RAM

Table 21. Total current consumption in Wait mode (continued)

| Symbol                | Parameter                   | Conditions <sup>(1)</sup>  | Typ   | Max  |                                     |                       |                       | Unit  |       |    |
|-----------------------|-----------------------------|--|---|--|-------------------------------------|-----------------------|-----------------------|-------|-------|----|
|                       |                             |  |   | 55°C   | 85 °C <sup>(2)</sup>                | 105 °C <sup>(3)</sup> | 125 °C <sup>(4)</sup> |       |       |    |
| I <sub>DD(Wait)</sub> | Supply current in Wait mode | CPU not clocked, all peripherals OFF, code executed from Flash, V <sub>DD</sub> from 1.65 V to 3.6 V | HSI   | f <sub>CPU</sub> = 125 kHz                     | 0.38                                | 0.48                  | 0.49                  | 0.50  | 0.56  | mA |
|                       |                             |  |   | f <sub>CPU</sub> = 1 MHz                       | 0.41                                | 0.49                  | 0.51                  | 0.53  | 0.59  |    |
|                       |                             |  |   | f <sub>CPU</sub> = 4 MHz                       | 0.50                                | 0.57                  | 0.58                  | 0.62  | 0.66  |    |
|                       |                             |  |   | f <sub>CPU</sub> = 8 MHz                       | 0.60                                | 0.66                  | 0.68                  | 0.72  | 0.74  |    |
|                       |                             |  |   | f <sub>CPU</sub> = 16 MHz                      | 0.79                                | 0.84                  | 0.86                  | 0.87  | 0.90  |    |
|                       |                             |  | HSE <sup>(6)</sup> external clock (f <sub>CPU</sub> =HSE) | f <sub>CPU</sub> = 125 kHz                     | 0.06                                | 0.08                  | 0.09                  | 0.10  | 0.12  |    |
|                       |                             |  |   | f <sub>CPU</sub> = 1 MHz                       | 0.10                                | 0.17                  | 0.18                  | 0.19  | 0.22  |    |
|                       |                             |  |   | f <sub>CPU</sub> = 4 MHz                       | 0.24                                | 0.36                  | 0.39                  | 0.41  | 0.44  |    |
|                       |                             |  |   | f <sub>CPU</sub> = 8 MHz                       | 0.50                                | 0.58                  | 0.61                  | 0.62  | 0.64  |    |
|                       |                             |  | LSI   | f <sub>CPU</sub> = f <sub>LSI</sub>            | 0.055                               | 0.058                 | 0.065                 | 0.073 | 0.080 |    |
|                       |                             |  |   | LSE <sup>(8)</sup> external clock (32.768 kHz) | f <sub>CPU</sub> = f <sub>LSE</sub> | 0.051                 | 0.056                 | 0.060 | 0.065 |    |


1. All peripherals OFF, V<sub>DD</sub> from 1.65 V to 3.6 V, HSI internal RC osc., f<sub>CPU</sub> = f<sub>SYSCLK</sub>
2. For temperature range 6.
3. For temperature range 7.
4. For temperature range 3.
5. Flash is configured in I<sub>DDQ</sub> mode in Wait mode by setting the EPM or WAITM bit in the Flash\_CR1 register.
6. Oscillator bypassed (HSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the HSE consumption (I<sub>DD HSE</sub>) must be added. Refer to [Table 37](#).
7. Tested in production.
8. Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD HSE</sub>) must be added. Refer to [Table 32](#).

Figure 25. Typ.  $V_{OL}$  @  $V_{DD} = 3.0$  V (high sink ports)




ai18226

Figure 26. Typ.  $V_{OL}$  @  $V_{DD} = 1.8$  V (high sink ports)




ai18227

Figure 27. Typ.  $V_{OL}$  @  $V_{DD} = 3.0$  V (true open drain ports)




ai18228

Figure 28. Typ.  $V_{OL}$  @  $V_{DD} = 1.8$  V (true open drain ports)




ai18229

Figure 29. Typ.  $V_{DD} - V_{OH}$  @  $V_{DD} = 3.0$  V (high sink ports)



ai12830

Figure 30. Typ.  $V_{DD} - V_{OH}$  @  $V_{DD} = 1.8$  V (high sink ports)



ai18231

**NRST pin**


Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

**Table 42. NRST pin characteristics**

| Symbol         | Parameter                                       | Conditions  | Min                 | Typ | Max      | Unit       |
|----------------|---|---|---------------------|-----|----------|------------|
| $V_{IL(NRST)}$ | NRST input low level voltage <sup>(1)</sup>     | -   | $V_{SS}$            | -   | 0.8      | V          |
| $V_{IH(NRST)}$ | NRST input high level voltage <sup>(1)</sup>    | -   | 1.4                 | -   | $V_{DD}$ |            |
| $V_{OL(NRST)}$ | NRST output low level voltage <sup>(1)</sup>    | $I_{OL} = 2 \text{ mA}$<br>for $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | -                   | -   | 0.4      |            |
|                |   | $I_{OL} = 1.5 \text{ mA}$<br>for $V_{DD} < 2.7 \text{ V}$                     | -                   | -   |          |            |
| $V_{HYST}$     | NRST input hysteresis <sup>(3)</sup>            | -   | $10\%V_{DD}$<br>(2) | -   | -        | mV         |
| $R_{PU(NRST)}$ | NRST pull-up equivalent resistor <sup>(1)</sup> | -   | 30                  | 45  | 60       | k $\Omega$ |
| $V_{F(NRST)}$  | NRST input filtered pulse <sup>(3)</sup>        | -   | -                   | -   | 50       | ns         |
| $V_{NF(NRST)}$ | NRST input not filtered pulse <sup>(3)</sup>    | -   | 300                 | -   | -        |            |

1. Data based on characterization results.
2. 200 mV min.
3. Data guaranteed by design.

**Figure 31. Typical NRST pull-up resistance  $R_{PU}$  vs  $V_{DD}$**



In the following three tables, data is guaranteed by characterization result, not tested in production.

**Table 54. ADC1 accuracy with  $V_{DDA} = 3.3\text{ V}$  to  $2.5\text{ V}$**

| Symbol | Parameter                  | Conditions                | Typ | Max | Unit |
|--------|----------------------------|---------------------------|-----|-----|------|
| DNL    | Differential non linearity | $f_{ADC} = 16\text{ MHz}$ | 1   | 1.6 | LSB  |
|        |                            | $f_{ADC} = 8\text{ MHz}$  | 1   | 1.6 |      |
|        |                            | $f_{ADC} = 4\text{ MHz}$  | 1   | 1.5 |      |
| INL    | Integral non linearity     | $f_{ADC} = 16\text{ MHz}$ | 1.2 | 2   |      |
|        |                            | $f_{ADC} = 8\text{ MHz}$  | 1.2 | 1.8 |      |
|        |                            | $f_{ADC} = 4\text{ MHz}$  | 1.2 | 1.7 |      |
| TUE    | Total unadjusted error     | $f_{ADC} = 16\text{ MHz}$ | 2.2 | 3.0 |      |
|        |                            | $f_{ADC} = 8\text{ MHz}$  | 1.8 | 2.5 |      |
|        |                            | $f_{ADC} = 4\text{ MHz}$  | 1.8 | 2.3 |      |
| Offset | Offset error               | $f_{ADC} = 16\text{ MHz}$ | 1.5 | 2   | LSB  |
|        |                            | $f_{ADC} = 8\text{ MHz}$  | 1   | 1.5 |      |
|        |                            | $f_{ADC} = 4\text{ MHz}$  | 0.7 | 1.2 |      |
| Gain   | Gain error                 | $f_{ADC} = 16\text{ MHz}$ | 1   | 1.5 |      |
|        |                            | $f_{ADC} = 8\text{ MHz}$  |     |     |      |
|        |                            | $f_{ADC} = 4\text{ MHz}$  |     |     |      |


**Table 55. ADC1 accuracy with  $V_{DDA} = 2.4\text{ V}$  to  $3.6\text{ V}$**

| Symbol | Parameter                  | Typ | Max | Unit |
|--------|----------------------------|-----|-----|------|
| DNL    | Differential non linearity | 1   | 2   | LSB  |
| INL    | Integral non linearity     | 1.7 | 3   | LSB  |
| TUE    | Total unadjusted error     | 2   | 4   | LSB  |
| Offset | Offset error               | 1   | 2   | LSB  |
| Gain   | Gain error                 | 1.5 | 3   | LSB  |

**Table 56. ADC1 accuracy with  $V_{DDA} = V_{REF}^+ = 1.8\text{ V}$  to  $2.4\text{ V}$**

| Symbol | Parameter                  | Typ | Max | Unit |
|--------|----------------------------|-----|-----|------|
| DNL    | Differential non linearity | 1   | 2   | LSB  |
| INL    | Integral non linearity     | 2   | 3   | LSB  |
| TUE    | Total unadjusted error     | 3   | 5   | LSB  |
| Offset | Offset error               | 2   | 3   | LSB  |
| Gain   | Gain error                 | 2   | 3   | LSB  |

**Figure 40. Maximum dynamic current consumption on V<sub>REF+</sub> supply pin during ADC conversion**



**Table 57. R<sub>AIN</sub> max for f<sub>ADC</sub> = 16 MHz<sup>(1)</sup>**

| Ts (cycles) | Ts (µs) | R <sub>AIN</sub> max (kohm)      |                                  |                                  |                                  |
|-------------|---------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
|             |         | Slow channels                    |                                  | Fast channels                    |                                  |
|             |         | 2.4 V < V <sub>DDA</sub> < 3.6 V | 1.8 V < V <sub>DDA</sub> < 2.4 V | 2.4 V < V <sub>DDA</sub> < 3.3 V | 1.8 V < V <sub>DDA</sub> < 2.4 V |
| 4           | 0.25    | Not allowed                      | Not allowed                      | 0.7                              | Not allowed                      |
| 9           | 0.5625  | 0.8                              | Not allowed                      | 2.0                              | 1.0                              |
| 16          | 1       | 2.0                              | 0.8                              | 4.0                              | 3.0                              |
| 24          | 1.5     | 3.0                              | 1.8                              | 6.0                              | 4.5                              |
| 48          | 3       | 6.8                              | 4.0                              | 15.0                             | 10.0                             |
| 96          | 6       | 15.0                             | 10.0                             | 30.0                             | 20.0                             |
| 192         | 12      | 32.0                             | 25.0                             | 50.0                             | 40.0                             |
| 384         | 24      | 50.0                             | 50.0                             | 50.0                             | 50.0                             |

1. Guaranteed by design.

**General PCB design guidelines**

Power supply decoupling should be performed as shown in [Figure 41](#) or [Figure 42](#), depending on whether V<sub>REF+</sub> is connected to V<sub>DDA</sub> or not. Good quality ceramic 10 nF capacitors should be used. They should be placed as close as possible to the chip.

## 10.8 Thermal characteristics

The maximum chip junction temperature ( $T_{Jmax}$ ) must never exceed the values given in [Table 18: General operating conditions on page 66](#).

The maximum chip-junction temperature,  $T_{Jmax}$ , in degree Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- $T_{Amax}$  is the maximum ambient temperature in °C
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance in °C/W
- $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax}$  ( $P_{Dmax} = P_{INTmax} + P_{I/Omax}$ )
- $P_{INTmax}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.
- $P_{I/Omax}$  represents the maximum power dissipation on output pins

Where:

$$P_{I/Omax} = \Sigma (V_{OL} * I_{OL}) + \Sigma ((V_{DD} - V_{OH}) * I_{OH}),$$

taking into account the actual  $V_{OL}/I_{OL}$  and  $V_{OH}/I_{OH}$  of the I/Os at low and high level in the application.

**Table 68. Thermal characteristics<sup>(1)</sup>**

| Symbol        | Parameter   | Value | Unit |
|---------------|---|-------|------|
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 48- 7 x 7 mm    | 65    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>UFQFPN 48- 7 x 7mm   | 32    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 32 - 7 x 7 mm   | 59    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>UFQFPN 32 - 5 x 5 mm | 38    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>UFQFPN28 - 4 x 4 mm  | 118   | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>WLCSP28              | 70    | °C/W |

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.