



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, IR, LCD, POR, PWM, WDT
Number of I/O	41
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 25x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l152c4t3tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. Medium-density STM8L151x4/6 and STM8L152x4/6 clock tree diagram

- The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to Section HSE clock in the STM8L15x and STM8L16x reference manual (RM0031).
- The LSE clock source can be either an external crystal/ceramic resonator or a external source (LSE bypass). Refer to Section LSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.

Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61 µs) is from min. 122 µs to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours
- Periodic alarms based on the calendar can also be generated from every second to every year



3.14.2 16-bit general purpose timers

- 16-bit autoreload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- 2 individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

3.14.3 8-bit basic timer

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow or for DAC trigger generation.

3.15 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

3.15.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

3.15.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.

3.16 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.



3.17 Communication interfaces

3.17.1 SPI

The serial peripheral interface (SPI1) provides half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s (f_{SYSCLK}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: SPI1 can be served by the DMA1 Controller.

3.17.2 l²C

The I²C bus interface (I²C1) provides multi-master capability, and controls all I²C busspecific sequencing, protocol, arbitration and timing.

- Master, slave and multi-master capability
- Standard mode up to 100 kHz and fast speed modes up to 400 kHz.
- 7-bit and 10-bit addressing modes.
- SMBus 2.0 and PMBus support
- Hardware CRC calculation

Note: l^2C1 can be served by the DMA1 Controller.

3.17.3 USART

The USART interface (USART1) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- SmartCard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: USART1 can be served by the DMA1 Controller.

3.18 Infrared (IR) interface

The medium-density STM8L151x4/6 and STM8L152x4/6 devices contain an infrared interface which can be used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.





Figure 8. STM8L152K4, STM8L152K6 32-pin package pinout (with LCD)

1. Example given for the UFQFPN32 package. The pinout is the same for the LQFP32 package.



n	Pin umb	er			Input Output		0	utpu	ıt					
LQFP48/UFQFPN48	LQFP32/UFQFPN32	UFQFPN28	WLCSP28	Pin name	Type	I/O level	floating	ndw	Ext. interrupt	High sink/source	OD	ЬР	Main function (after reset)	Default alternate function
-	-	9	G2	PD1/TIM1_CH3/[<i>TIM3_ET R</i>] ⁽⁴⁾ /LCD_COM3 ⁽²⁾ / ADC1_IN21/COMP2_INP/ COMP1_INP	I/O	TT (3)	x	x	x	HS	x	x	Port D1	Timer 1 channel 3 / [<i>Timer 3 - external</i> <i>trigger</i>] / LCD_COM3/ ADC1_IN21 / Comparator 2 positive input / Comparator 1 positive input
22	11	10	E4	PD2/TIM1_CH1 /LCD_SEG8 ⁽²⁾ / ADC1_IN20/COMP1_INP	I/O	TT (3)	x	x	x	HS	х	x	Port D2	Timer 1 - channel 1 / LCD segment 8 / ADC1_IN20 / Comparator 1 positive input
23	12	-	-	PD3/ TIM1_ETR/ LCD_SEG9 ⁽²⁾ /ADC1_IN1 9/COMP1_INP	I/O	TT (3)	x	x	x	HS	х	х	Port D3	Timer 1 - external trigger / LCD segment 9 / ADC1_IN19 / Comparator 1 positive input
-	-	11	F3	PD3/ TIM1_ETR/ LCD_SEG9 ^{(2)/} ADC1_IN19/TIM1_BKIN/ COMP1_INP/ RTC_CALIB	I/O	TT (3)	x	x	x	HS	х	х	Port D3	Timer 1 - external trigger / LCD segment 9 / ADC1_IN19 / Timer 1 break input / RTC calibration / Comparator 1 positive input
33	21	20	C1	PD4/TIM1_CH2 /LCD_SEG18 ⁽²⁾ / ADC1_IN10/COMP1_INP	I/O	TT (3)	x	x	х	HS	х	х	Port D4	Timer 1 - channel 2 / LCD segment 18 / ADC1_IN10/ Comparator 1 positive input
34	22	-	-	PD5/TIM1_CH3 /LCD_SEG19 ⁽²⁾ / ADC1_IN9/COMP1_INP	I/O	TT (3)	x	x	x	HS	х	х	Port D5	Timer 1 - channel 3 / LCD segment 19 / ADC1_IN9/ Comparator 1 positive input
35	23	-	-	PD6/TIM1_BKIN /LCD_SEG20 ^{(2)/} ADC1_IN8/RTC_CALIB/ /VREFINT/ COMP1_INP	I/O	TT (3)	x	x	x	HS	x	x	Port D6	Timer 1 - break input / LCD segment 20 / ADC1_IN8 / RTC calibration / Internal voltage reference output / Comparator 1 positive input

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)



5 Memory and register map

5.1 Memory mapping

The memory map is shown in *Figure 9*.





1. *Table 6* lists the boundary addresses for each memory size. The top of the stack is at the RAM end address.

- 2. The VREFINT_Factory_CONV byte represents the LSB of the V_{REFINT} 12-bit ADC conversion result. The MSB have a fixed value: 0x6.
- 3. The TS_Factory_CONV_V90 byte represents the LSB of the V_{90} 12-bit ADC conversion result. The MSB



Address	Block	Register label	Register name	Reset status		
0x00 5084		Reserved area (1 byte)				
0x00 5085		DMA1_C1M0ARH	DMA1 memory 0 address high register (channel 1)	0x00		
0x00 5086		DMA1_C1M0ARL	DMA1 memory 0 address low register (channel 1)	0x00		
0x00 5087 0x00 5088		Reserved area (2 bytes)				
0x00 5089		DMA1_C2CR	DMA1 channel 2 configuration register	0x00		
0x00 508A		DMA1_C2SPR	DMA1 channel 2 status & priority register	0x00		
0x00 508B		DMA1_C2NDTR	DMA1 number of data to transfer register (channel 2)	0x00		
0x00 508C		DMA1_C2PARH	DMA1 peripheral address high register (channel 2)	0x52		
0x00 508D		DMA1_C2PARL	DMA1 peripheral address low register (channel 2)	0x00		
0x00 508E		Reserved area (1 byte)				
0x00 508F		DMA1_C2M0ARH	DMA1 memory 0 address high register (channel 2)	0x00		
0x00 5090	DMA1	DMA1_C2M0ARL	0x00			
0x00 5091 0x00 5092			Reserved area (2 bytes)			
0x00 5093		DMA1_C3CR	DMA1 channel 3 configuration register	0x00		
0x00 5094		DMA1_C3SPR	DMA1 channel 3 status & priority register	0x00		
0x00 5095		DMA1_C3NDTR	DMA1 number of data to transfer register (channel 3)	0x00		
0x00 5096		DMA1_C3PARH_ C3M1ARH	DMA1 peripheral address high register (channel 3)	0x40		
0x00 5097		DMA1_C3PARL_ C3M1ARL	DMA1 peripheral address low register (channel 3)	0x00		
0x00 5098	1		Reserved area (1 byte)			
0x00 5099		DMA1_C3M0ARH	DMA1 memory 0 address high register (channel 3)	0x00		
0x00 509A		DMA1_C3M0ARL	DMA1 memory 0 address low register (channel 3)	0x00		
0x00 509B to 0x00 509D		Reserved area (3 bytes)				
0x00 509E	0/0050	SYSCFG_RMPCR1	Remapping register 1	0x00		
0x00 509F	SISCEG	SYSCFG_RMPCR2	Remapping register 2	0x00		

Table 9. General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 52B0		TIM1_CR1	TIM1 control register 1	0x00
0x00 52B1		TIM1_CR2	TIM1 control register 2	0x00
0x00 52B2		TIM1_SMCR	TIM1 Slave mode control register	0x00
0x00 52B3		TIM1_ETR	TIM1 external trigger register	0x00
0x00 52B4		TIM1_DER	TIM1 DMA1 request enable register	0x00
0x00 52B5		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 52B6		TIM1_SR1	TIM1 status register 1	0x00
0x00 52B7		TIM1_SR2	TIM1 status register 2	0x00
0x00 52B8		TIM1_EGR	TIM1 event generation register	0x00
0x00 52B9		TIM1_CCMR1	TIM1 Capture/Compare mode register 1	0x00
0x00 52BA		TIM1_CCMR2	TIM1 Capture/Compare mode register 2	0x00
0x00 52BB		TIM1_CCMR3	TIM1 Capture/Compare mode register 3	0x00
0x00 52BC		TIM1_CCMR4	TIM1 Capture/Compare mode register 4	0x00
0x00 52BD		TIM1_CCER1	TIM1 Capture/Compare enable register 1	0x00
0x00 52BE		TIM1_CCER2	TIM1 Capture/Compare enable register 2	0x00
0x00 52BF		TIM1_CNTRH	TIM1 counter high	0x00
0x00 52C0	TIN41	TIM1_CNTRL	TIM1 counter low	0x00
0x00 52C1		TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 52C2		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 52C3		TIM1_ARRH	TIM1 Auto-reload register high	0xFF
0x00 52C4		TIM1_ARRL	TIM1 Auto-reload register low	0xFF
0x00 52C5		TIM1_RCR	TIM1 Repetition counter register	0x00
0x00 52C6		TIM1_CCR1H	TIM1 Capture/Compare register 1 high	0x00
0x00 52C7		TIM1_CCR1L	TIM1 Capture/Compare register 1 low	0x00
0x00 52C8		TIM1_CCR2H	TIM1 Capture/Compare register 2 high	0x00
0x00 52C9		TIM1_CCR2L	TIM1 Capture/Compare register 2 low	0x00
0x00 52CA		TIM1_CCR3H	TIM1 Capture/Compare register 3 high	0x00
0x00 52CB		TIM1_CCR3L	TIM1 Capture/Compare register 3 low	0x00
0x00 52CC		TIM1_CCR4H	TIM1 Capture/Compare register 4 high	0x00
0x00 52CD		TIM1_CCR4L	TIM1 Capture/Compare register 4 low	0x00
0x00 52CE		TIM1_BKR	TIM1 break register	0x00
0x00 52CF		TIM1_DTR	TIM1 dead-time register	0x00
0x00 52D0		TIM1_OISR	TIM1 output idle state register	0x00
0x00 52D1		TIM1_DCR1	DMA1 control register 1	0x00

Table 9. General	hardware	register	map ((continued)	ĺ.



Address	Block	Register label	Register name	Reset status
0x00 5430			Reserved area (1 byte)	0x00
0x00 5431		RI_ICR1	Timer input capture routing register 1	0x00
0x00 5432		RI_ICR2	Timer input capture routing register 2	0x00
0x00 5433		RI_IOIR1	I/O input register 1	undefined
0x00 5434		RI_IOIR2	I/O input register 2	undefined
0x00 5435		RI_IOIR3	I/O input register 3	undefined
0x00 5436		RI_IOCMR1	I/O control mode register 1	0x00
0x00 5437		RI_IOCMR2	I/O control mode register 2	0x00
0x00 5438		RI_IOCMR3	I/O control mode register 3	0x00
0x00 5439		RI_IOSR1	I/O switch register 1	0x00
0x00 543A		RI_IOSR2	I/O switch register 2	0x00
0x00 543B		RI_IOSR3	I/O switch register 3	0x00
0x00 543C		RI_IOGCR	I/O group control register	0x3F
0x00 543D		RI_ASCR1	Analog switch register 1	0x00
0x00 543E		RI_ASCR2	Analog switch register 2	0x00
0x00 543F		RI_RCR	Resistor control register 1	0x00
0x00 5440		COMP_CSR1	Comparator control and status register 1	0x00
0x00 5441		COMP_CSR2	Comparator control and status register 2	0x00
0x00 5442	COMP	COMP_CSR3	Comparator control and status register 3	0x00
0x00 5443		COMP_CSR4	Comparator control and status register 4	0x00
0x00 5444		COMP_CSR5	Comparator control and status register 5	0x00

Table 9. Ge	eneral hardware	register map	(continued)
			(001101000)

1. These registers are not impacted by a system reset. They are reset at power-on.



9 Electrical parameters

9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T_A = 25 °C and T_A = T_A max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics is indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

9.1.2 Typical values

Unless otherwise specified, typical data is based on $T_A = 25$ °C, $V_{DD} = 3$ V. It is given only as design guidelines and is not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.







Symbol	Parameter	Condition ⁽	1)	Тур	Unit
	Supply current in Active-halt mode	V - 1 8 V	LSE	1.15	- μΑ
		v _{DD} - 1.0 v	LSE/32 ⁽³⁾	1.05	
(2)		V _{DD} = 3 V	LSE	1.30	
IDD(AH) ` '			LSE/32 ⁽³⁾	1.20	
			LSE	1.45	
		v _{DD} = 3.6 V	LSE/32 ⁽³⁾	1.35	

 Table 25. Typical current consumption in Active-halt mode, RTC clocked by LSE

 external crystal

1. No floating I/O, unless otherwise specified.

2. Based on measurements on bench with 32.768 kHz external crystal oscillator.

3. RTC clock is LSE divided by 32.

In the following table, data is based on characterization results, unless otherwise specified.

Symbol	Parameter	Condition ⁽¹⁾	Тур	Мах	Unit	
		T_A = -40 °C to 25 °C	350	1400 ⁽²⁾		
	Supply current in Halt mode	T _A = 55 °C	580	2000		
I _{DD(Halt)}	(Ultra-low-power ULP bit =1 in the PWR_CSR2 register)	T _A = 85 °C	1160	2800 ⁽²⁾	ΠA	
		T _A = 105 °C	2560	6700 ⁽²⁾		
		T _A = 125 °C	4.4	13 ⁽²⁾	μA	
I _{DD} (WUHait)	Supply current during wakeup time from Halt mode (using HSI)	-	2.4	-	mA	
t _{WU_HSI(Halt)} ⁽³⁾⁽⁴⁾	Wakeup time from Halt to Run mode (using HSI)	-	4.7	7	μs	
t _{WU_LSI(Halt)} ⁽³⁾⁽⁴⁾	Wakeup time from Halt mode to Run mode (using LSI)	-	150	-	μs	

1. $T_A = -40$ to 125 °C, no floating I/O, unless otherwise specified.

2. Tested in production.

3. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 register.

4. Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after $t_{\rm WU}.$



Figure 23. Typical pull-up resistance R_{PU} vs V_{DD} with V_{IN} = V_{SS}







9.3.9 LCD controller (STM8L152xx only)

In the following table, data is guaranteed by design. Not tested in production.

Symbol	Parameter	Min	Тур	Max.	Unit
V _{LCD}	LCD external voltage	-	-	3.6	V
V _{LCD0}	LCD internal reference voltage 0	-	2.6	-	V
V _{LCD1}	LCD internal reference voltage 1	-	2.7	-	V
V _{LCD2}	LCD internal reference voltage 2	-	2.8	-	V
V _{LCD3}	LCD internal reference voltage 3	-	2.9	-	V
V _{LCD4}	LCD internal reference voltage 4	-	3.0	-	V
V _{LCD5}	LCD internal reference voltage 5		3.1	-	V
V _{LCD6}	LCD internal reference voltage 6		3.2	-	V
V _{LCD7}	LCD internal reference voltage 7	-	3.3	-	V
C _{EXT}	V _{LCD} external capacitance	0.1	-	2	μF
1	Supply current ⁽¹⁾ at V_{DD} = 1.8 V	-	3	-	μA
DD	Supply current ⁽¹⁾ at V_{DD} = 3 V	-	3	-	μA
R _{HN} ⁽²⁾	High value resistive network (low drive)	-	6.6	-	MΩ
R _{LN} ⁽³⁾	Low value resistive network (high drive)	-	360	-	kΩ
V ₃₃	Segment/Common higher level voltage	-	-	V _{LCDx}	V
V ₂₃	V ₂₃ Segment/Common 2/3 level voltage		2/3V _{LCDx}	-	V
V ₁₂	Segment/Common 1/2 level voltage	-	1/2V _{LCDx}	-	V
V ₁₃	Segment/Common 1/3 level voltage	-	1/3V _{LCDx}	-	V
V ₀	Segment/Common lowest level voltage	0	-	-	V

Table	45.	LCD	characteristics

1. LCD enabled with 3 V internal booster (LCD_CR1 = 0x08), 1/4 duty, 1/3 bias, division ratio= 64, all pixels active, no LCD connected.

2. $\ R_{HN}$ is the total high value resistive network.

3. R_{LN} is the total low value resistive network.

VLCD external capacitor (STM8L152xx only)

The application can achieve a stabilized LCD reference voltage by connecting an external capacitor C_{EXT} to the V_{LCD} pin. C_{EXT} is specified in *Table 45*.

9.3.15 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 61000 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions		Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, \text{ T}_{\text{A}} = +25 \text{ °C},$ f _{CPU} = 16 MHz, conforms to IEC 61000		3B
$V_{\text{EFTB}} \begin{array}{c} \text{Fast transient voltage burst limits} \\ \text{to be applied through 100 pF on} \\ V_{\text{DD}} \text{ and } V_{\text{SS}} \text{ pins to induce a} \\ \text{functional disturbance} \end{array}$	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C},$ f_C_D_L = 16 MHz Using HSI		4A	
	functional disturbance	conforms to IEC 61000	Using HSE	2B

Table 58. EMS data

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC61967-2 which specifies the board and the loading of each pin.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



Figure 48. UFQFPN48 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



10.7 WLCSP28 package information



Figure 58. WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.



DocID15962 Rev 15



Querra ha a l	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	0.540	0.570	0.600	0.0213	0.0224	0.0236	
A1	-	0.190	-	-	0.0075	-	
A2	-	0.380	-	-	0.0150	-	
b ⁽²⁾	0.240	0.270	0.300	0.0094	0.0106	0.0118	
D	1.668	1.703	1.738	0.0657	0.0670	0.0684	
Е	2.806	2.841	2.876	0.1105	0.1119	0.1132	
е	-	0.400	-	-	0.0157	-	
e1	-	1.200	-	-	0.0472	-	
e2	-	2.400	-	-	0.0945	-	
F	-	0.251	-	-	0.0099	-	
G	-	0.222	-	-	0.0087	-	
aaa	-	-	0.100	-	-	0.0039	
bbb	-	-	0.100	-	-	0.0039	
CCC	-	-	0.100	-	-	0.0039	
ddd	-	-	0.050	-	-	0.0020	
eee	-	-	0.050	-	-	0.0020	

Table 67. WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scalepackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location. Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



12 Revision history

Date	Revision	Changes	
06-Aug-2009	1	Initial release	
10-Sep-2009	2	Updated peripheral naming throughout document. Added <i>Figure: STM8L151Cx 48-pin pinout (without LCD).</i> Added capacitive sensing channels in <i>Features.</i> Updated PA7, PC0 and PC1 in <i>Table: Medium density STM8L15x pin description.</i> Changed CLK and REMAP register names. Changed description of WDGHALT. Added typical power consumption values in <i>Table 18</i> to <i>Table 26.</i> Corrected VIH max value.	
11-Dec-2009	3	Added WLCSP28 package Modified <i>Figure: Memory map</i> and added 2 notes. Modified Low power run mode in <i>Section: Low power</i> <i>modes.</i> Added <i>Section: Unique ID.</i> Modified <i>Table: Interrupt mapping</i> (added reserved area at address 0x00 8008) Modified OPT4 option bits in <i>Table: Option byte</i> <i>addresses.</i> <i>Table: Option byte description:</i> modified OPT0 description ("disable" instead of "enable") and OPT1 description Added OPTBL option bytes Modified <i>Section: Electrical parameters.</i>	
02-Apr-2010	4	Changed title of the document (STM8L151x4, STM8L151x6, STM8L152x4, STM8L152x6) Changed pinout (V _{SS1} , V _{DD1} , V _{SS2} , V _{DD 2} instead of V _{SS} , V _{DD} , V _{SSI0} , V _{DDI0} Changed packages Changed first page Modified note 1 in <i>Table: Medium density STM8L15x pin</i> <i>description</i> . Added note to PA7, PC0, PC1 and PE0 in <i>Table:</i> <i>Medium density STM8L15x pin description</i> . Modified <i>Figure: Memory map</i> . Modified <i>Figure: Memory map</i> . Modified <i>Table: WLCSP28 – 28-pin wafer level chip</i> <i>scale package, package mechanical data</i> (min and max columns swapped) Modified <i>Figure: WLCSP28 – 28-pin wafer level chip</i> <i>scale package, package outline</i> (A1 ball location) Renamed Rm, Lm and Cm EXTI_CONF replaced with EXTI_CONF1 in <i>Table:</i> <i>General hardware register map</i> . Updated Section: Electrical parameters.	

Table 69. Document revision history



Date	Revision	Changes	
23-Jul-2010	5	 Modified Introduction and Description. Modified Table: Legend/abbreviation for table 5 and Table: Medium density STM8L15x pin description (for PA0, PA1, PB0 and PB4 and for reset states in the floating input column) Modified Figure: Low density STM8L151xx device block diagram, Figure: Low density STM8L151x clock tree diagram, Figure: Low power modes and Figure : Low power real-time clock. Modified CLK_PCKENR2 and CLK_HSICALR reset values in Table: General hardware register map. Modified notes below Figure: Memory map. Modified reset values for Px_IDR registers. Modified Table: Voltage characteristics and Table: Current characteristics. Modified Table: Total current consumption in Wait mode. Modified Figure Typical application with I2C bus and timing diagram 1). Modified R_H and R_L in Table: LCD characteristics. Added graphs in Section: Electrical parameters. Modified note 3 below Table: Reference voltage characteristics. Modified note 1 below Table: TS characteristics. Changed V_{ESD(CDM)} value in Table: ESD absolute maximum ratings. Updated notes for UFQFPN32 and UFQFPN48 packages. 	
11-Mar-2011	6	Modified note on true open drain I/Os and I/O level columns in <i>Table: Medium density STM8L15x pin</i> <i>description.</i> Remapping option removed for USART1_TX, USART1_RX, and USART1_CK on PC2, PC3 and PC4 in <i>Table: Medium density STM8L15x pin description.</i> Modified IDWDG_KR reset value in <i>Table: General</i> <i>hardware register map.</i> Replaced VREF_OUT with VREFINT and TIMx_TRIG with TIMx_ETR. Added <i>Table: Factory conversion registers.</i> Modified reset values for TIM1_DCR1, IWDG_KR, RTC_DR1, RTC_DR2, RTC_SPRERH, RTC_SPRERL, RTC_APRER, RTC_WUTRH, and RTC_WUTRL in <i>Table: General hardware register map.</i> Added notes to certain values in <i>Section: Embedded</i> <i>reference voltage</i> and <i>Section: Temperature sensor.</i>	

Table 69	. Document	revision	history	(continued)
----------	------------	----------	---------	-------------



Date Revision		Changes		
11-Mar-2011	6 conťd	Modified OPT1 and OPT4 description in <i>Table: Option</i> <i>byte description.</i> Updated <i>Section: Electrical parameters</i> "standard I/Os" replaced with "high sink I//Os". Updated R _{HN and} R _{HN} descriptions in <i>Table: LCD</i> <i>characteristics.</i> Added Tape & Reel option to <i>Figure: Medium density</i> <i>STM8L15x ordering information scheme.</i>		
06-Sep-2011	7	<i>Features:</i> updated bullet point concerning capacitive sensing channels. <i>Section: Low power modes:</i> updated Wait mode and Halt mode definitions. <i>Section: Clock management:</i> added 'kHz' to 32.768 in the 'System clock sources bullet point'. <i>Section: System configuration controller and routing</i> <i>interface:</i> replaced last sentence concerning management of charge transfer acquisition sequence. Added Section: Touchsensing <i>Section Development support:</i> updated the Bootloader. Table: Medium density STM8L15x pin description: added LQFP32 to second column (same pinout as UFQFPN32); "Timer X - trigger" replaced by "Timer X - external trigger"; added note at the end of this table concerning the slope control of all GPIO pins. Table: Interrupt mapping: merged footnotes 1 and 2; updated some of the source blocks and descriptions. Section: Option bytes: replaced PM0051 by PM0054 and UM0320 by UM0470. Table: Option byte description: replaced the factory default setting (0xAA) for OPT0. <i>NRST pin:</i> updated text above the <i>Figure</i> ; updated <i>Figure: Recommended NRST pin configuration.</i> Table: TS characteristics: removed typ and max values for the parameter T _{S_TEMP} ; added min value for same. Table: Comparator 1 characteristics: updated t _{START} , t _{dslow} , t _{dfast} , V _{offset} , I _{COMP2} ; added footnotes 1. and 3. Table: DAC characteristics: updated tor DAC_OUT voltage (DACOUT buffer ON). Section: 12-bit ADC1 characteristics: updated. Replaced <i>Figure: UFQFPN48 7 x 7 mm</i> , 0.5 mm pitch, package outline and Figure: UFQFPN48 7 x 7 mm recommended footprint (dimensions in mm). <i>Figure: Medium density STM8L15x ordering information</i> scheme: removed 'TR = Tape & Reel".		

