

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status	Active	
Core Processor	STM8	
Core Size	8-Bit	
Speed	16MHz	
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, DMA, IR, LCD, POR, PWM, WDT	
Number of I/O	29	
Program Memory Size	32KB (32K x 8)	
Program Memory Type	FLASH	
EEPROM Size	1K x 8	
RAM Size	2K x 8	
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V	
Data Converters	A/D 21x12b; D/A 1x12b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 85°C (TA)	
Mounting Type	Surface Mount	
Package / Case	32-UFQFN Exposed Pad	
Supplier Device Package	32-UFQFPN (5x5)	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l152k6u6tr	

# List of figures

Figure 1.	Medium-density STM8L151x4/6 and STM8L152x4/6 device block diagram	14
Figure 2.	Medium-density STM8L151x4/6 and STM8L152x4/6 clock tree diagram	
Figure 3.	STM8L151C4, STM8L151C6 48-pin pinout (without LCD)	26
Figure 4.	STM8L151K4, STM8L151K6 32-pin package pinout (without LCD)	26
Figure 5.	STM8L151Gx UFQFPN28 package pinout	26
Figure 6.	STM8L151G4, STM8L151G6 WLCSP28 package pinout	
Figure 7.	STM8L152C4, STM8L152C6 48-pin pinout (with LCD)	
Figure 8.	STM8L152K4, STM8L152K6 32-pin package pinout (with LCD)	28
Figure 9.	Memory map	
Figure 10.	Pin loading conditions	
Figure 11.	Pin input voltage	64
Figure 12.	POR/BOR thresholds	
Figure 13.	Typ. IDD(RUN) vs. VDD, fCPU = 16 MHz	70
Figure 14.	Typ. IDD(Wait) vs. VDD, fCPU = 16 MHz 1)	73
Figure 15.	Typ. IDD(LPR) vs. VDD (LSI clock source)	
Figure 16.	Typ. IDD(LPW) vs. VDD (LSI clock source)	
Figure 17.	HSE oscillator circuit diagram	
Figure 18.	LSE oscillator circuit diagram	
Figure 19.	Typical HSI frequency vs V <sub>DD</sub>	
Figure 20.	Typical LSI frequency vs. VDD	
Figure 21.	Typical VIL and VIH vs VDD (high sink I/Os)	
Figure 22.	Typical VIL and VIH vs VDD (true open drain I/Os)	
Figure 23.	Typical pull-up resistance R <sub>PU</sub> vs V <sub>DD</sub> with VIN=VSS	
Figure 24.	Typical pull-up current I <sub>pu</sub> vs V <sub>DD</sub> with VIN=VSS	
Figure 25.	Typ. VOL @ VDD = 3.0 V (high sink ports)	
Figure 26.	Typ. VOL @ VDD = 1.8 V (high sink ports)	
Figure 27.	Typ. VOL @ VDD = 3.0 V (true open drain ports)	
Figure 28.	Typ. VOL @ VDD = 1.8 V (true open drain ports)	
Figure 29.	Typ. VDD - VOH @ VDD = 3.0 V (high sink ports)	
Figure 30.	Typ. VDD - VOH @ VDD = 1.8 V (high sink ports)	
Figure 31.	Typical NRST pull-up resistance R <sub>PU</sub> vs V <sub>DD</sub>	
Figure 32.	Typical NRST pull-up current I <sub>pu</sub> vs V <sub>DD</sub>	
Figure 33.	Recommended NRST pin configuration	
Figure 34.	SPI1 timing diagram - slave mode and CPHA=0	
Figure 35.	SPI1 timing diagram - slave mode and CPHA=1 <sup>(1)</sup>	98
Figure 36.	SPI1 timing diagram - master mode <sup>(1)</sup>	99
Figure 37.	Typical application with I2C bus and timing diagram 1)	
Figure 38.	ADC1 accuracy characteristics	
Figure 39.	Typical connection diagram using the ADC	111
Figure 40.	Maximum dynamic current consumption on V <sub>REE+</sub> supply pin during ADC	
_	conversion	112
Figure 41.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	113
Figure 42.	Power supply and reference decoupling (VREF+ connected to VDDA)	
Figure 43.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 44.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
-	recommended footprint	118
Figure 45.	LQFP48 marking example (package top view)	119
Figure 46.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch guad flat	



## 3.6 LCD (Liquid crystal display)

The liquid crystal display drives up to 4 common terminals and up to 28 segment terminals to drive up to 112 pixels.

- Internal step-up converter to guarantee contrast control whatever V<sub>DD</sub>.
- Static 1/2, 1/3, 1/4 duty supported.
- Static 1/2, 1/3 bias supported.
- Phase inversion to reduce power consumption and EMI.
- Up to 4 pixels which can programmed to blink.
- The LCD controller can operate in Halt mode.

Note: Unnecessary segments and common pins can be used as general I/O pins.

### 3.7 Memories

The medium-density STM8L151x4/6 and STM8L152x4/6 devices have the following main features:

- Up to 2 Kbyte of RAM
- The non-volatile memory is divided into three arrays:
  - Up to 32 Kbyte of medium-density embedded Flash program memory
  - 1 Kbyte of data EEPROM
  - Option bytes.

The EEPROM embeds the error correction code (ECC) feature. It supports the read-while-write (RWW): it is possible to execute the code from the program matrix while programming/erasing the data matrix.

The option byte protects part of the Flash program memory from write and readout piracy.

### 3.8 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, DAC, I2C1, SPI1, USART1, the four Timers.

# 3.9 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 25 channels (including 1 fast channel), temperature sensor and internal reference voltage
- Conversion time down to 1 μs with f<sub>SYSCLK</sub>= 16 MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog
- Triggered by timer

5/

Note: ADC1 can be served by DMA1.

### 3.10 Digital-to-analog converter (DAC)

- 12-bit DAC with output buffer
- Synchronized update capability using TIM4
- DMA capability
- External triggers for conversion
- Input reference voltage V<sub>REF+</sub> for better resolution

Note: DAC can be served by DMA1.

## 3.11 Ultra-low-power comparators

The medium-density STM8L151x4/6 and STM8L152x4/6 embed two comparators (COMP1 and COMP2) sharing the same current bias and voltage reference. The voltage reference can be internal or external (coming from an I/O).

- One comparator with fixed threshold (COMP1).
- One comparator rail to rail with fast or slow mode (COMP2). The threshold can be one
  of the following:
  - DAC output
  - External I/O
  - Internal reference voltage or internal reference voltage sub multiple (1/4, 1/2, 3/4)

The two comparators can be used together to offer a window function. They can wake up from Halt mode.

# 3.12 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped.

The highly flexible routing interface allows application software to control the routing of different I/Os to the TIM1 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1, COMP2, DAC and the internal reference voltage V<sub>REFINT</sub>. It also provides a set of registers for efficiently managing the charge transfer acquisition sequence (Section 3.13: Touch sensing).

# 3.13 Touch sensing

Medium-density STM8L151x4/6 and STM8L152x4/6 devices provide a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (example, glass, plastic). The capacitive variation introduced by a finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the electrode capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. In medium-density STM8L151x4/6

and STM8L152x4/6 devices, the acquisition sequence is managed by software and it involves analog I/O groups and the routing interface.

Reliable touch sensing solutions can be quickly and easily implemented using the free STM8 Touch Sensing Library.

#### 3.14 Timers

Medium-density STM8L151x4/6 and STM8L152x4/6devices contain one advanced control timer (TIM1), two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

*Table 3* compares the features of the advanced control, general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs	
TIM1		Any integer from 1 to 65536				3 + 1	3
TIM2	16-bit up/down	16-bit up/down	16-bit up/down Any power of 2	Yes	2		
TIM3			from 1 to 128	103	2	None	
TIM4	8-bit	up	Any power of 2 from 1 to 32768		0		

Table 3. Timer feature comparison

#### 3.14.1 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- 3 independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- 1 additional capture/compare channel which is not connected to an external I/O
- Synchronization module to control the timer with external signals
- Break input to force timer outputs into a defined state
- 3 complementary outputs with adjustable dead time
- Encoder mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)

5//

### 3.19 Development support

### **Development tools**

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

### Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The single-wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

#### **Bootloader**

A bootloader is available to reprogram the Flash memory using the USART1 interface. The reference document for the bootloader is *UM0560*: *STM8 bootloader user manual*.



Figure 8. STM8L152K4, STM8L152K6 32-pin package pinout (with LCD)

1. Example given for the UFQFPN32 package. The pinout is the same for the LQFP32 package.


57

Pin Output Input number Main function -QFP48/UFQFPN48 LQFP32/UFQFPN32 (after reset) High sink/source I/O leve Type Ext. interrupt **Default alternate JFQFPN28** WLCSP28 Pin name floating function mdw 0 Ч Digital power supply / Analog 8 7 G4 V<sub>DD1</sub>/V<sub>DDA</sub>/V<sub>REF+</sub> S supply voltage / ADC1 positive voltage reference I/O ground / Analog ground voltage S 9 7 6 F4 V<sub>SS1</sub>/V<sub>SSA</sub>/V<sub>REF</sub> ADC1 negative voltage reference S 39  $V_{DD2}$ IOs supply voltage 40  $V_{SS2}$ S IOs ground voltage [USART1 synchronous clock] (4) / SWIM input PA0<sup>(9)</sup>/[USART1\_CK]<sup>(4)</sup>/ SWIM/BEEP/IR\_TIM <sup>(10)</sup>  $X^{(9)}$ I/O 28 Χ Χ Χ Port A0 and output / 1 32 **A4** Х (10)Beep output / Infrared Timer output

Table 5. Medium-density STM8L151x4/6, STM8L152x4/6 pin description (continued)

- 2. Available on STM8L152xx devices only.
- 3. In the 3.6 V tolerant I/Os, protection diode to  $\ensuremath{V_{DD}}$  is not implemented.
- 4. [] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).
- 5. In the 5 V tolerant I/Os, protection diode to  $V_{DD}$  is not implemented.
- 6. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V<sub>DD</sub> are not implemented).
- 8. Available on STM8L151xx devices only.
- 9. The PA0 pin is in input pull-up during the reset phase and after reset release.
- 10. High Sink LED driver capability available on PA0.

Note: The slope control of all GPIO pins, except true open drain pins, can be programmed. By default, the slope control is limited to 2 MHz.



At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1 pin as general purpose output in the STM8L15x and STM8L16x reference manual (RM0031).

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 50A0		EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00
0x00 50A2	ITC EVI	EXTI_CR3	External interrupt control register 3	0x00
0x00 50A3	ITC - EXTI	EXTI_SR1	External interrupt status register 1	0x00
0x00 50A4		EXTI_SR2	External interrupt status register 2	0x00
0x00 50A5		EXTI_CONF1	External interrupt port select register 1	0x00
0x00 50A6		WFE_CR1	WFE control register 1	0x00
0x00 50A7	WFE	WFE_CR2	WFE control register 2	0x00
0x00 50A8		WFE_CR3	WFE control register 3	0x00
0x00 50A9 to 0x00 50AF		F	Reserved area (7 bytes)	
0x00 50B0	RST	RST_CR	Reset control register	0x00
0x00 50B1	KSI	RST_SR	Reset status register	0x01
0x00 50B2	PWR	PWR_CSR1	Power control and status register 1	0x00
0x00 50B3	FVVK	PWR_CSR2	Power control and status register 2	0x00
0x00 50B4 to 0x00 50BF		R	Reserved area (12 bytes)	
0x00 50C0		CLK_DIVR	Clock master divider register	0x03
0x00 50C1		CLK_CRTCR	Clock RTC register	0x00
0x00 50C2		CLK_ICKR	Internal clock control register	0x11
0x00 50C3		CLK_PCKENR1	Peripheral clock gating register 1	0x00
0x00 50C4		CLK_PCKENR2	Peripheral clock gating register 2	0x80
0x00 50C5		CLK_CCOR	Configurable clock control register	0x00
0x00 50C6		CLK_ECKR	External clock control register	0x00
0x00 50C7	CLK	CLK_SCSR	System clock status register	0x01
0x00 50C8	CLK	CLK_SWR	System clock switch register	0x01
0x00 50C9		CLK_SWCR	Clock switch control register	0bxxxx0000
0x00 50CA		CLK_CSSR	Clock security system register	0x00
0x00 50CB		CLK_CBEEPR	Clock BEEP register	0x00
0x00 50CC		CLK_HSICALR	HSI calibration register	0xxx
0x00 50CD		CLK_HSITRIMR	HSI clock calibration trimming register	0x00
0x00 50CE		CLK_HSIUNLCKR	HSI unlock register	0x00
0x00 50CF		CLK_REGCSR	Main regulator control status register	0bxx11100x



Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status		
0x00 50D0 to 0x00 50D2		Reserved area (3 bytes)				
0x00 50D3	WWDG	WWDG_CR	WWDG control register	0x7F		
0x00 50D4	VVVDG	WWDG_WR	WWDR window register	0x7F		
0x00 50D5 to 00 50DF		Reserved area (11 bytes)				
0x00 50E0		IWDG_KR	IWDG key register	0xXX		
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00		
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF		
0x00 50E3 to 0x00 50EF		F	Reserved area (13 bytes)			
0x00 50F0		BEEP_CSR1	BEEP control/status register 1	0x00		
0x00 50F1 0x00 50F2	BEEP	Reserved area (2 bytes)				
0x00 50F3		BEEP_CSR2	BEEP control/status register 2	0x1F		
0x00 50F4 to 0x00 513F		F	Reserved area (76 bytes)			

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status	
0x00 5140		RTC_TR1	Time register 1	0x00	
0x00 5141		RTC_TR2	Time register 2	0x00	
0x00 5142		RTC_TR3	RTC_TR3 Time register 3		
0x00 5143		1	Reserved area (1 byte)	•	
0x00 5144		RTC_DR1	RTC_DR1 Date register 1		
0x00 5145		RTC_DR2	Date register 2	0x21	
0x00 5146		RTC_DR3	Date register 3	0x00	
0x00 5147		1	Reserved area (1 byte)	•	
0x00 5148		RTC_CR1	Control register 1	0x00	
0x00 5149		RTC_CR2	Control register 2	0x00	
0x00 514A		RTC_CR3	Control register 3	0x00	
0x00 514B			Reserved area (1 byte)	•	
0x00 514C		RTC_ISR1	Initialization and status register 1	0x00	
0x00 514D		RTC_ISR2 Initialization and Status register 2		0x00	
0x00 514E 0x00 514F	RTC		Reserved area (2 bytes)		
0x00 5150		RTC_SPRERH <sup>(1)</sup>	Synchronous prescaler register high	0x00 <sup>(1)</sup>	
0x00 5151		RTC_SPRERL <sup>(1)</sup>	Synchronous prescaler register low	0xFF <sup>(1)</sup>	
0x00 5152		RTC_APRER <sup>(1)</sup>	Asynchronous prescaler register	0x7F <sup>(1)</sup>	
0x00 5153		1	Reserved area (1 byte)	•	
0x00 5154		RTC_WUTRH <sup>(1)</sup>	Wakeup timer register high	0xFF <sup>(1)</sup>	
0x00 5155		RTC_WUTRL <sup>(1)</sup>	Wakeup timer register low	0xFF <sup>(1)</sup>	
0x00 5156 to 0x00 5158			Reserved area (3 bytes)		
0x00 5159		RTC_WPR	Write protection register	0x00	
0x00 515A 0x00 515B		Reserved area (2 bytes)			
0x00 515C		RTC_ALRMAR1 Alarm A register 1		0x00	
0x00 515D		RTC_ALRMAR2 Alarm A register 2		0x00	
0x00 515E	1	RTC_ALRMAR3 Alarm A register 3		0x00	
0x00 515F		RTC_ALRMAR4 Alarm A register 4		0x00	
0x00 5160 to 0x00 51FF		Re	eserved area (160 bytes)		



Table 24. Total current consumption and timing in Active-halt mode at  $V_{DD}$  = 1.65 V to 3.6 V

Symbol	Parameter		Condition	ns <sup>(1)</sup>	Тур	Max	Unit
				T <sub>A</sub> = -40 °C to 25 °C	0.5	1.2	
			LCD OFF <sup>(7)</sup>	T <sub>A</sub> = 55 °C	0.62	1.4	
				T <sub>A</sub> = 85 °C	0.88	2.1	
				T <sub>A</sub> = 105 °C	2.1	4.85	
				T <sub>A</sub> = 125 °C	4.8	11	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	0.85	1.9	
			LCD ON (static duty/	T <sub>A</sub> = 55 °C	0.95	2.2	
			external	T <sub>A</sub> = 85 °C	1.3	3.2	
		LSE external	V <sub>LCD</sub> ) (3)	T <sub>A</sub> = 105 °C	2.3	5.3	μΑ
laa	Supply current in	clock		T <sub>A</sub> = 125 °C	5.0	12	
I <sub>DD(AH)</sub>	Active-halt mode	(32.768 kHz) (6)	LCD ON (1/4 duty/ external V <sub>LCD</sub> ) (4)  LCD ON (1/4 duty/ internal V <sub>LCD</sub> ) (5)	T <sub>A</sub> = -40 °C to 25 °C	1.5	2.5	
				T <sub>A</sub> = 55 °C	1.6	3.8	
				T <sub>A</sub> = 85 °C	1.8	4.2	
				T <sub>A</sub> = 105 °C	2.9	7.0	
				T <sub>A</sub> = 125 °C	5.7	14	
				T <sub>A</sub> = -40 °C to 25 °C	3.4	7.6	
				T <sub>A</sub> = 55 °C	3.7	8.3	
				T <sub>A</sub> = 85 °C	3.9	9.2	
				T <sub>A</sub> = 105 °C	5.0	14.5	
				T <sub>A</sub> = 125 °C	6.3	15.2	
I <sub>DD(WUFAH)</sub>	Supply current during wakeup time from Active-halt mode (using HSI)	-		-	2.4	-	mA
t <sub>WU_HSI(AH)</sub> <sup>(8)(9)</sup>	Wakeup time from Active-halt mode to Run mode (using HSI)	-		-	4.7	7	μs
t <sub>WU_LSI(AH)</sub> (8) (9)	Wakeup time from Active-halt mode to Run mode (using LSI)	-		-	150	1	μs

- 1. No floating I/O, unless otherwise specified.
- 2. RTC enabled. Clock source = LSI
- 3. RTC enabled, LCD enabled with external  $V_{LCD} = 3 V$ , static duty, division ratio = 256, all pixels active, no LCD connected.
- 4. RTC enabled, LCD enabled with external V<sub>LCD</sub>, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- LCD enabled with internal LCD booster V<sub>LCD</sub> = 3 V, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- 6. Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD LSE</sub>) must be added. Refer to *Table* 32.
- 7. RTC enabled. Clock source = LSE.
- 8. Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after  $t_{WU}$ .
- 9. ULP=0 or ULP=1 and FWU=1 in the PWR\_CSR2 register.






Figure 20. Typical LSI frequency vs.  $V_{\rm DD}$ 






Figure 34. SPI1 timing diagram - slave mode and CPHA=0






1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

# 9.3.14 12-bit ADC1 characteristics

In the following table, data is guaranteed by design, not tested in production.

Table 53. ADC1 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage	-	1.8	-	3.6	V
	Reference supply	2.4 V ≤V <sub>DDA</sub> ≤ 3.6 V	2.4	-	$V_{DDA}$	V
V <sub>REF+</sub>	voltage	1.8 V ≤V <sub>DDA</sub> ≤ 2.4 V		$V_{DDA}$	1	V
V <sub>REF-</sub>	Lower reference voltage	-		$V_{SSA}$		V
I <sub>VDDA</sub>	Current on the VDDA input pin	-	-	1000	1450	μА
	Current on the VREF+	-	-	400	700 (peak) <sup>(1)</sup>	μΑ
I <sub>VREF+</sub>	input pin	-	-	400	450 (average) <sup>(1)</sup>	μΑ
V <sub>AIN</sub>	Conversion voltage range	-	0 <sup>(2)</sup>	-	V <sub>REF+</sub>	V
T <sub>A</sub>	Temperature range	-	-40	-	125	°C
R <sub>AIN</sub>	External resistance on	on PF0 fast channel	-	-	50 <sup>(3)</sup>	kΩ
' 'AIN	V <sub>AIN</sub>	on all other channels	ı	-	30.	K22
C <sub>ADC</sub>	Internal sample and hold	on PF0 fast channel	-	16	-	pF
ADC	capacitor	on all other channels	-	10	-	ρı
fore	ADC sampling clock	2.4 V≤V <sub>DDA</sub> ≤3.6 V without zooming	0.320	-	16	MHz
f <sub>ADC</sub>	frequency	1.8 V≤V <sub>DDA</sub> ≤2.4 V with zooming	0.320	-	8	MHz
facus	12-bit conversion rate	V <sub>AIN</sub> on PF0 fast channel	-	-	1 <sup>(4)(5)</sup>	MHz
f <sub>CONV</sub>	12-bit conversion rate	V <sub>AIN</sub> on all other channels	-	-	760 <sup>(4)(5)</sup>	kHz
f <sub>TRIG</sub>	External trigger frequency	-	-	-	t <sub>conv</sub>	1/f <sub>ADC</sub>
t <sub>LAT</sub>	External trigger latency	-	-	-	3.5	1/f <sub>SYSCLK</sub>



External reference


1 µF // 10 nF

Supply

1 µF // 10 nF

Figure 41. Power supply and reference decoupling ( $V_{REF+}$  not connected to  $V_{DDA}$ )





#### **Package information** 10

#### 10.1 **ECOPACK**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### LQFP48 package information 10.2




Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 63. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

	millimeters inches <sup>(1)</sup>								
Symbol		millimeters							
Cyllibol	Min	Тур	Max	Min	Тур	Max			
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236			
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020			
D	6.900	7.000	7.100	0.2717	0.2756	0.2795			
E	6.900	7.000	7.100	0.2717	0.2756	0.2795			
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244			
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244			
L	0.300	0.400	0.500	0.0118	0.0157	0.0197			
Т	-	0.152	-	-	0.0060	-			
b	0.200	0.250	0.300	0.0079	0.0098	0.0118			
е	-	0.500	-	-	0.0197	-			
ddd	-	-	0.080	-	-	0.0031			

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 47. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

# 10.4 LQFP32 package information




Figure 49. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

### 10.8 Thermal characteristics

The maximum chip junction temperature ( $T_{Jmax}$ ) must never exceed the values given in *Table 18: General operating conditions on page 66.* 

The maximum chip-junction temperature, T<sub>Jmax</sub>, in degree Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

#### Where:

- T<sub>Amax</sub> is the maximum ambient temperature in °C
- Θ<sub>IA</sub> is the package junction-to-ambient thermal resistance in ° C/W
- $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax}$  ( $P_{Dmax} = P_{INTmax} + P_{I/Omax}$ )
- P<sub>INTmax</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.
- P<sub>I/Omax</sub> represents the maximum power dissipation on output pins Where:

$$P_{I/Omax} = \Sigma \ (V_{OL} * I_{OL}) + \Sigma ((V_{DD} - V_{OH}) * I_{OH}),$$
 taking into account the actual  $V_{OL}/I_{OL}$  and  $V_{OH}/I_{OH}$  of the I/Os at low and high level in the application.

Table 68. Thermal characteristics<sup>(1)</sup>

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP 48- 7 x 7 mm	65	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient UFQFPN 48- 7 x 7mm	32	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	59	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient UFQFPN 32 - 5 x 5 mm	38	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient UFQFPN28 - 4 x 4 mm	118	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient WLCSP28	70	°C/W

Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

47/

142/142 DocID15962 Rev 15