E·XFL

NXP USA Inc. - DSP56301PW100 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	Fixed Point
Interface	Host Interface, SSI, SCI
Clock Rate	100MHz
Non-Volatile Memory	ROM (9kB)
On-Chip RAM	24kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 100°C (TJ)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-TQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56301pw100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



External Memory Expansion

- Data memory expansion to two 16 M × 24-bit word memory spaces in 24-Bit mode or two 64 K × 16-bit memory spaces in 16-Bit Compatibility mode
- Program memory expansion to one 16 M \times 24-bit words memory space in 24-Bit mode or 64 K \times 16-bit in 16-Bit Compatibility mode
- External memory expansion port
- Chip Select Logic for glueless interface to SRAMs
- Internal DRAM Controller for glueless interface to dynamic random access memory (DRAMs)

Reduced Power Dissipation

- Very low-power CMOS design
- Wait and Stop low-power standby modes
- Fully static design specified to operate down to 0 Hz (dc)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

Packaging

The DSP56301 is available in a 208-pin thin quad flat pack (TQFP) or a 252-pin molded array process-ball grid array (MAP-BGA) package. Both packages are available in lead-bearing and lead-free versions.

Target Applications

Examples of target applications include:

- · Wireless and wireline infrastructure applications
- Multi-channel wireless local loop systems
- DSP resource boards
- High-speed modem banks
- Packet telephony

Product Documentation

The three documents listed in the following table are required for a complete description of the DSP56301 and are necessary to design properly with the part. Documentation is available from the following sources. (See the back cover for detailed information.)

- A local Freescale distributor
- A Freescale semiconductor sales office
- A Freescale Literature Distribution Center
- The World Wide Web (WWW)

Table 1. DSP56301 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56301 User's Manual	Detailed functional description of the DSP56301 memory configuration, operation, and register programming	DSP56301UM/D
DSP56301 Technical Data	DSP56301 features list and physical, electrical, timing, and package specifications	DSP56301

Signals/Connections

The DSP56301 input and output signals are organized into functional groups, as shown in **Table 1-1** and illustrated in **Figure 1-1**. The DSP56301 operates from a 3 V supply; however, some of the inputs can tolerate 5 V. A special notice for this feature is added to the signal descriptions of those inputs.

Functional Group			per of als by je Type	Detailed Description	
	TQFP	MAP- BGA			
Power (V _{CC}) ¹		25	45	Table 1-2	
Ground (GND) ¹		26	38	Table 1-3	
Clock		2	2	Table 1-4	
PLL			3	Table 1-5	
Address Bus	Port Λ^2	24	24	Table 1-6	
Data Bus	FOILA	24	24	Table 1-7	
Bus Control		15	15	Table 1-8	
Interrupt and Mode Control		5	5	Table 1-9	
Host Interface (HI32)	Port B ³	52	52	Table 1-11	
Enhanced Synchronous Serial Interface (ESSI) Ports C and D ⁴		12	12	Table 1-12 and Table 1-13	
Serial Communication Interface (SCI)	Port E ⁵	3	3	Table 1-14	
Timer		3	3	Table 1-15	
JTAG/OnCE Port		6	6	Table 1-16	
Notes: 1. The number of available power and ground signals is package-dependent. In the TQFP package specific pins are dedicated					

Table 1-1. DSP56301 Functional Si	ignal Groupings
-----------------------------------	-----------------

1. The number of available power and ground signals is package-dependent. In the TQFP package specific pins are dedicated internally to device subsystems. In the MAP-BGA package, power and ground connections (except those providing PLL power) connect to internal power and ground planes, respectively.

2. Port A signals define the external memory interface port, including the external address bus, data bus, and control signals.

- 3. Port B signals are the HI32 port signals multiplexed with the GPIO signals.
- 4. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals.
- 5. Port E signals are the SCI port signals multiplexed with the GPIO signals.

6. Each device also includes several no connect (NC) pins. The number of NC connections is package-dependent: the TQFP has 9 NCs and the MAP-BGA has 20 NCs. Do not connect any line, component, trace, or via to these pins. See **Chapter 3** for details.

als/Connections



- **Notes:** 1. Power and ground connections are shown for the TQFP package. The MAP-BGA package uses one V_{CCP} for the PLL power input and 44 V_{CC} pins that connect to an internal power plane. The MAP-BGA package uses two ground connections for the PLL (GND_P and GND_{P1}) and 36 GND pins that connect to an internal ground plane.
 - 2. The HI32 port supports PCI and non-PCI bus configurations. Twenty-four HI32 signals can also be configured as GPIO signals (PB[0–23]).
 - **3.** The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0–5]), Port D GPIO signals (PD[0–5]), and Port E GPIO signals (PE[0–2]), respectively.
 - 4. TIO[0–2] can be configured as GPIO signals.

Figure 1-1. Signals Identified by Functional Group



als/Connections

Signal Name	Туре	State During Reset	Signal Description
BB	Input/ Output	Input	Bus BusyIndicates that the bus is active and must be asserted and deassertedsynchronous to CLKOUT. Only after BB is deasserted can the pending busmaster become the bus master (and then assert the signal again). The busmaster can keep BB asserted after ceasing bus activity, regardless of whetherBR is asserted or deasserted. This is called "bus parking" and allows thecurrent bus master to reuse the bus without re-arbitration until another devicerequires the bus. BB is deasserted by an "active pull-up" method (that is, BB isdriven high and then released and held high by an external pull-up resistor).BB requires an external pull-up resistor.
BL	Output	Driven high (deasserted)	Bus Lock —BL is asserted at the start of an external divisible Read-Modify- Write (RMW) bus cycle, remains asserted between the read and write cycles, and is deasserted at the end of the write bus cycle. This provides an "early bus start" signal for the bus controller. BL may be used to "resource lock" an external multi-port memory for secure semaphore updates. Early deassertion provides an "early bus end" signal useful for external bus control. If the external bus is not used during an instruction cycle, BL remains deasserted until the next external indivisible RMW cycle. The only instructions that assert BL automatically are the BSET, CLR, and BCHG instructions when they are used to modify external memory. An operation can also assert BL by setting the BLH bit in the Bus Control Register.
CAS	Output	Tri-stated	Column Address Strobe When the DSP is the bus master, DRAM uses \overline{CAS} to strobe the column address. Otherwise, if the Bus Mastership Enable (BME) bit in the DRAM Control Register is cleared, the signal is tri-stated.
BCLK	Output	Tri-stated	Bus Clock When the DSP is the bus master, BCLK is active when the OMR[ATE] is set. When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle.
BCLK	Output	Tri-stated	Bus Clock Not When the DSP is the bus master, BCLK is the inverse of the BCLK signal. Otherwise, the signal is tri-stated.



Table 1-11.	Host Interface	(Continued)
-------------	----------------	-------------

Signal Name	Туре	State During Reset	Signal Description
HCLK	Input	Input	Host Clock When the HI32 is programmed to interface with a PCI bus and the HI function is selected, this is the Host Bus Clock input.
			Non-PCI bus When HI32 is programmed to interface a universal non-PCI bus and the HI function is selected, this signal must be connected to a pull-up resistor or directly to V_{CC} .
			Port B When the HI32 is configured as GPIO through the DCTR, this signal is internally disconnected.
			This input is 5 V tolerant.
HAD[16-31]	Input/Output	Tri-stated	Host Address/Data 16–31 When the HI32 is programmed to interface with a PCI bus and the HI function is selected, these signals are lines 16–31 of the Address/Data bus.
HD[8–23]	Input/Output		Host Data 8–23 When HI32 is programmed to interface with a universal, non-PCI bus and the HI function is selected, these signals are lines 8–23 of the Data bus.
			Port B When the HI32 is configured as GPIO through the DCTR, these signals are internally disconnected.
			These inputs are 5 V tolerant.
HRST	Input	Tri-stated	Hardware Reset When the HI32 is programmed to interface with a PCI bus and the HI function is selected, this is the Hardware Reset input.
HRST	Input		Hardware Reset When HI32 is programmed to interface with a universal, non-PCI bus and the HI function is selected, this is the Hardware Reset Schmitt-trigger signal.
			Port B When the HI32 is configured as GPIO through the DCTR, this signal is internally disconnected.
			This input is 5 V tolerant.
HINTA	Output, open drain	Tri-stated	Host Interrupt A When the HI function is selected, this signal is the Interrupt A open-drain output.
			Port B When the HI32 is configured as GPIO through the DCTR, this signal is internally disconnected.
			This input is 5 V tolerant.
PVCL	Input	Input	PCI Voltage Clamp When the HI32 is programmed to interface with a PCI bus and the HI function is selected and the PCI bus uses a 3 V signal environment, connect this pin to V_{CC} (3.3 V) to enable the high voltage clamping required by the PCI specifications. In all other cases, including a 5 V PCI signal environment, leave the input unconnected.



2.5.4 Reset, Stop, Mode Select, and Interrupt Timing

	Characteristics	Farmanaian	80 MHz		100 MHz		11
NO.	Characteristics	Expression	Min	Max	Min	Max	Unit
8	Delay from RESET assertion to all pins at reset value ³	_	—	26.0	_	26.0	ns
9	 Required RESET duration⁴ Power on, external clock generator, PLL disabled Power on, external clock generator, PLL enabled Power on, internal oscillator During STOP, XTAL disabled (PCTL Bit 16 = 0) During STOP, XTAL enabled (PCTL Bit 16 = 1) During normal operation 	$50 \times \text{ET}_{\text{C}}$ $1000 \times \text{ET}_{\text{C}}$ $75000 \times \text{ET}_{\text{C}}$ $75000 \times \text{ET}_{\text{C}}$ $2.5 \times \text{T}_{\text{C}}$ $2.5 \times \text{T}_{\text{C}}$	625.0 12.5 1.0 1.0 31.3 31.3		500.0 10.0 0.75 0.75 25.0 25.0		ns μs ms ns ns
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) ⁵ • Minimum • Maximum	3.25 × T _C + 2.0 20.25 T _C + 10.0	42.6	 263.1	34.5 —	 212.5	ns ns
11	Synchronous reset setup time from RESET deassertion to CLKOUT Transition 1 • Minimum • Maximum	т _с	7.4	 12.5	5.9 —		ns ns
12	Synchronous reset deasserted, delay time from the CLKOUT Transition 1 to the first external address output • Minimum • Maximum	3.25 × T _C + 1.0 20.25 × T _C + 1.0	41.6	 258.1	33.5 —	 207.5	ns ns
13	Mode select setup time		30.0	_	30.0	_	ns
14	Mode select hold time		0.0	_	0.0	—	ns
15	Minimum edge-triggered interrupt request assertion width		8.25	_	6.6	—	ns
16	Minimum edge-triggered interrupt request deassertion width		8.25	—	7.1	_	ns
17	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid • Caused by first interrupt instruction fetch • Caused by first interrupt instruction execution	$4.25 \times T_{C} + 2.0$ $7.25 \times T_{C} + 2.0$	55.1 92.6		44.5 74.5		ns ns
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution	$10 \times T_{C}$ + 5.0	130.0	—	105.0	_	ns
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ¹	80 MHz: $3.75 \times T_{C} + WS \times T_{C} - 12.4$ 100 MHz: $3.75 \times T_{C} + WS \times T_{C} - 10.94$	_	Note 8	_	Note 8	ns ns
20	Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts ¹	80 MHz: $3.25 \times T_{C} + WS \times T_{C} - 12.4$ 100 MHz: $3.25 \times T_{C} + WS \times T_{C} - 10.94$	_	Note 8		Note 8	ns ns

 Table 2-7.
 Reset, Stop, Mode Select, and Interrupt Timing⁶

ifications



Figure 2-15. DRAM Page Mode Write Accesses



Figure 2-16. DRAM Page Mode Read Accesses



AC Electrical Characteristics

	0	Ormatical Environmention		80 MHz		MHz	100 MHz		11-12
NO.	Characteristics	Symbol	Expression	Min	Мах	Min	Max	Unit	
170	CAS deassertion pulse width	t _{CP}	$6.25 imes T_C - 6.0$	74.1		56.5	_	ns	
171	Row address valid to RAS assertion	t _{ASR}	$6.25\times T_C-4.0$	74.1		58.5	_	ns	
172	RAS assertion to row address not valid	t _{RAH}	$2.75\times T_C-4.0$	30.4		23.5		ns	
173	Column address valid to CAS assertion	t _{ASC}	$0.75 imes T_C - 4.0$	5.4		3.5	_	ns	
174	CAS assertion to column address not valid	t _{CAH}	$6.25 imes T_C - 4.0$	74.1		58.5	_	ns	
175	RAS assertion to column address not valid	t _{AR}	$9.75 imes T_C - 4.0$	117.9	_	93.5	_	ns	
176	Column address valid to RAS deassertion	t _{RAL}	$7 imes T_C - 4.0$	83.5		66.0	_	ns	
177	WR deassertion to CAS assertion	t _{RCS}	$5 imes T_C - 3.8$	58.7		46.2	_	ns	
178	\overline{CAS} deassertion to \overline{WR}^4 assertion	t _{RCH}	$1.75 imes T_{C} - 3.7$	18.2	_	13.8	_	ns	
179	\overline{RAS} deassertion to \overline{WR}^4 assertion	t _{RRH}	80 MHz: 0.25 × T _C − 2.6 100 MHz:	0.5	_	_	_	ns	
			$0.25 \times 1_{\rm C} - 2.0$	_	_	0.5		ns	
180	CAS assertion to WR deassertion	t _{WCH}	$6 \times T_{C} - 4.2$	70.8	_	55.8		ns	
181	RAS assertion to WR deassertion	t _{WCR}	9.5 × T _C – 4.2	114.6		90.8		ns	
182	WR assertion pulse width	t _{WP}	15.5 × T _C – 4.5	189.3		150.5	_	ns	
183	WR assertion to RAS deassertion	t _{RWL}	$15.75 imes T_{C} - 4.3$	192.6		153.2		ns	
184	WR assertion to CAS deassertion	t _{CWL}	$14.25 \times T_{C} - 4.3$	173.8	_	138.2	—	ns	
185	Data valid to CAS assertion (write)	t _{DS}	$8.75 imes T_C - 4.0$	105.4		83.5	—	ns	
186	CAS assertion to data not valid (write)	t _{DH}	$6.25 imes T_C - 4.0$	74.1		58.5	_	ns	
187	RAS assertion to data not valid (write)	t _{DHR}	$9.75 imes T_{C} - 4.0$	117.9		93.5	—	ns	
188	WR assertion to CAS assertion	t _{WCS}	$9.5 imes T_C - 4.3$	114.5	—	90.7	—	ns	
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 imes T_C - 4.0$	14.8	_	11.0	—	ns	
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$4.75\times T_C-4.0$	55.4	_	43.5		ns	
191	RD assertion to RAS deassertion	t _{ROH}	$15.5\times T_C-4.0$	189.8		151.0	_	ns	
192	RD assertion to data valid	t _{GA}	80 MHz: 14 × T _C − 6.5 100 MHz:	_	168.5	_	_	ns	
102	PD descration to data not valid ³	+	$14 \times 10^{-5.7}$				134.3	ns	
193		^I GZ		0.0		0.0	<u> </u>	115	
194			$0.73 \times 1_{\rm C} = 1.5$	9.1	-	0.0	-	ns	
Note:	The number of wait states for an out of page access	e is specifics	$0.25 \times 1_{C}$		3.1		2.5	ns	

Table 2-14.	DRAM Out-of-Page and Refresh Timings, Fifteen Wait States ^{1, 2} (Continued)

2.

The refresh period is specified in the DCR. RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} . Either t_{RCH} or t_{RRH} must be satisfied for read cycles. 3.

4.







2.5.8 ESSI0/ESSI1 Timing

Table 2-22.	ESSI	Timings
-------------	------	---------

	O L and the initial 4, 5, 7	0 milest		80 MHz		100 MHz		Cond-	
NO.	Characteristics ^{+, v} , ^v	Symbol	Expression	Min	Мах	Min	Мах	ition ⁶	Unit
430	Clock cycle ¹	t _{SSICC}	$3 \times T_C$ $4 \times T_C$	50.0 37.5		30.0 40.0	_	x ck i ck	ns
431	Clock high period For internal clock For external clock		2 × T _C – 10.0 1.5 × T _C	15.0 18.8		10.0 15.0			ns ns
432	Clock low period For internal clock For external clock		2 × T _C – 10.0 1.5 × T _C	15.0 18.8	_	10.0 15.0	_		ns ns
433	RXC rising edge to FSR out (bl) high			-	37.0 22.0	-	37.0 22.0	x ck i ck a	ns
434	RXC rising edge to FSR out (bl) low			-	37.0 22.0	-	37.0 22.0	x ck i ck a	ns
435	RXC rising edge to FSR out (wr) high ²			-	39.0 24.0	_	39.0 24.0	x ck i ck a	ns
436	RXC rising edge to FSR out (wr) low ²			-	39.0 24.0	_	39.0 24.0	x ck i ck a	ns
437	RXC rising edge to FSR out (wl) high			-	36.0 21.0	_	36.0 21.0	x ck i ck a	ns
438	RXC rising edge to FSR out (wl) low			_	37.0 22.0	_	37.0 22.0	x ck i ck a	ns
439	Data in setup time before RXC (SCK in Synchronous mode) falling edge			10.0 19.0	-	10.0 19.0	-	x ck i ck	ns
440	Data in hold time after RXC falling edge			5.0 3.0	-	5.0 3.0	-	x ck i ck	ns
441	FSR input (bl, wr) high before RXC falling edge ²			1.0 23.0	-	1.0 23.0	-	x ck i ck a	ns
442	FSR input (wl) high before RXC falling edge			3.5 23.0	_	3.5 23.0	_	x ck i ck a	ns
443	FSR input hold time after RXC falling edge			3.0 0.0	—	3.0 0.0	—	x ck i ck a	ns
444	Flags input setup before RXC falling edge			5.5 19.0	_	5.5 19.0	_	x ck i ck s	ns



Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	29	AA3	21	D3	72
A1	30	BB	15	D4	73
A10	45	BCLK	6	D5	74
A11	46	BCLK	28	D6	75
A12	47	BG	16	D7	76
A13	48	BL	206	D8	77
A14	51	BR	17	D9	82
A15	52	BS	205	DE	199
A16	55	CAS	7	EXTAL	26
A17	56	CLKOUT	5	GND _{P1}	14
A18	59	D0	67	GND _A	31
A19	60	D1	68	GND _A	37
A2	33	D10	83	GND _A	43
A20	61	D11	84	GND _A	49
A21	62	D12	85	GND _A	57
A22	65	D13	86	GND _A	63
A23	66	D14	87	GND _D	70
A3	34	D15	90	GND _D	80
A4	35	D16	91	GND _D	88
A5	36	D17	92	GND _D	96
A6	39	D18	93	GND _H	112
A7	40	D19	94	GND _H	123
A8	41	D2	69	GND _H	136
A9	42	D20	95	GND _H	143
AA0	1	D21	98	GND _H	155
AA1	2	D22	99	GND _H	168
AA2	20	D23	100	GND _N	4

 Table 3-2.
 DSP56301 TQFP Signal Identification by Name



aging

 Table 3-2.
 DSP56301 TQFP Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	
PC2	198	SC02	198	V _{CCA}	58	
PC3	192	SC10	187	V _{CCA}	64	
PC4	191	SC11	186	V _{CCD}	71	
PC5	195	SC12	185	V _{CCD}	81	
PCAP	12	SCK0	192	V _{CCD}	89	
PD0	187	SCK1	189	V _{CCD}	97	
PD1	186	SCLK	178	V _{CCH}	111	
PD2	185	SRD0	191	V _{CCH}	122	
PD3	189	SRD1	190	V _{CCH}	135	
PD4	190	STD0	195	V _{CCH}	144	
PD5	188	STD1	188	V _{CCH}	156	
PE0	177	TA	8	V _{CCH}	169	
PE1	184	ТСК	201	V _{CCN}	3	
PE2	178	TDI	202	V _{CCN}	18	
PINIT	9	TDO	203	V _{CCP}	11	
PVCL	137	TIO0	176	V _{CCQ}	25	
RASO	1	TIO1	175	V _{CCQ}	79	
RAS1	2	TIO2	174	V _{CCQ}	131	
RAS2	20	TMS	200	V _{CCQ}	182	
RAS3	21	TRST	204	V _{CCS}	179	
RD	23	TXD	184	V _{CCS}	193	
RESET	10	V _{CCA}	32	WR	22	
RXD	177	V _{CCA}	38	XTAL	24	
SC00	196	V _{CCA}	44		1	
SC01	197	V _{CCA}	50			
Note: NC stands for Not Connected. These pins are reserved for future development. Do not connect any line, component, or trace to these pins.						

on Considerations

• If the temperature of the package case (T_T) is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation $(T_J - T_T)/P_D$.

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

4.2 Electrical Design Considerations

CAUTION This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}).

Use the following list of recommendations to ensure correct DSP operation.

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least six 0.01–0.1 μ F bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- Take special care to minimize noise levels on the V_{CCP} , GND_P , and GND_{P1} pins.
- The following pins must be asserted after power-up: $\overline{\text{RESET}}$ and $\overline{\text{TRST}}$.



- If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- RESET must be asserted when the chip is powered up. A stable EXTAL signal should be supplied before deassertion of RESET.
- At power-up, ensure that the voltage difference between the 5 V tolerant pins and the chip V_{CC} never exceeds 3.5 V.

4.3 **Power Consumption Considerations**

Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by this formula:

Equation 3: $I = C \times V \times f$

Where:

C = node/pin capacitance V = voltage swing f = frequency of node/pin toggle

Example 1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in **Equation 4**.

Equation 4: $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \ mA$

The maximum internal current (I_{CCI} max) value reflects the typical possible switching of the internal buses on bestcase operation conditions—not necessarily a real application case. The typical internal current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions. Perform the following steps for applications that require very low current consumption:

- 1. Set the EBD bit when you are not accessing external memory.
- 2. Minimize external memory accesses, and use internal memory accesses.
- 3. Minimize the number of pins that are switching.
- **4.** Minimize the capacitive load on the pins.
- 5. Connect the unused inputs to pull-up or pull-down resistors.
- 6. Disable unused peripherals.
- 7. Disable unused pin activity (for example, CLKOUT, XTAL).

One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.



gn Considerations

Equation 5: $I/MIPS = I/MHz = (I_{typF2} - I_{typF1})/(F2 - F1)$

Where:

I _{typF2}	=	current at F2
I _{typF1}	=	current at F1
F2	=	high frequency (any specified operating frequency)
F1	=	low frequency (any specified operating frequency lower than F2)

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

4.4 PLL Performance Issues

The following explanations should be considered as general observations on expected PLL behavior. There is no test that replicates these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

4.4.1 Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature and voltage ranges. As defined in **Figure 2-2**, *External Clock Timing*, on page -5 for input frequencies greater than 15 MHz and the MF \leq 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.

4.4.2 Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF \leq 4, this jitter is less than ±0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than ±2 ns.

4.4.3 Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5 per cent. For mid-range MF (10 < MF < 500) this jitter is between 0.5 per cent and approximately 2 per cent. For large MF (MF > 500), the frequency jitter is 2–3 per cent.

4.5 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.

```
NP
```

>r Consumption Benchmark

```
#(XDAT END-XDAT START),XLOAD LOOP
       do
               p:(r1)+,x0
       move
       move
               x0,x:(r0)+
XLOAD LOOP
;
;Load the Y-data
;
       move
               #INT YDAT, r0
       move
               #YDAT START,r1
       do
               #(YDAT END-YDAT START),YLOAD LOOP
               p:(r1)+,x0
       move
               x0,y:(r0)+
       move
YLOAD LOOP
;
               INT PROG
       jmp
PROG_START
               #$0,r0
       move
               #$0,r4
       move
       move
               #$3f,m0
       move
               #$3f,m4
;
       clr
               а
       clr
               b
       move
               #$0,x0
       move
               #$0,x1
       move
               #$0,y0
       move
               #$0,y1
       bset
               #4,omr
                              ; ebd
;
               #60, end
sbr
       dor
               x0,y0,ax:(r0)+,x1
       mac
                                     y:(r4)+,y1
       mac
               x1,y1,ax:(r0)+,x0
                                     y:(r4)+,y0
       add
               a,b
               x0,y0,ax:(r0)+,x1
       mac
               x1,y1,a
                                     y:(r4)+,y0
       mac
               b1,x:$ff
       move
_end
       bra
               sbr
       nop
       nop
       nop
       nop
PROG END
       nop
       nop
XDAT START
       org
               x:0
;
       dc
               $262EB9
       dc
               $86F2FE
       dc
               $E56A5F
       dc
               $616CAC
       dc
               $8FFD75
       dc
               $9210A
       dc
               $A06D7B
       dc
               $CEA798
       dc
               $8DFBF1
       dc
               $A063D6
```

r Consumption Benchmark

M DSR EQU \$FFFFC9; DSP STATUS REGISTER (DSR) M DPAR EQU \$FFFFC8; DSP PCI ADDRESS REGISTER (DPAR) M DPMC EQU \$FFFFC7; DSP PCI MASTER CONTROL REGISTER (DPMC) M DPCR EQU \$FFFFC6; DSP PCI CONTROL REGISTER (DPCR) M DCTR EQU \$FFFFC5 ; DSP CONTROL REGISTER (DCTR) Host Control Register Bit Flags ; M HCIE EOU 0 ; Host Command Interrupt Enable M STIE EQU 1 ; Slave Transmit Interrupt Enable M SRIE EQU 2 ; Slave Receive Interrupt Enable M HF35 EQU \$38 ; Host Flags 5-3 Mask M HF3 EQU 3 ; Host Flag 3 ; Host Flag 4 M HF4 EQU 4 M_HF5 EQU 5 ; Host Flag 5 M_HINT EQU 6 ; Host Interrupt A M HDSM EQU 13 ; Host Data Strobe Mode M HRWP EQU 14 ; Host RD/WR Polarity M HTAP EQU 15 ; Host Transfer Acknowledge Polarity M HDRP EQU 16 ; Host Dma Request Polarity M HRSP EOU 17 ; Host Reset Polarity M HIRP EQU 18 ; Host Interrupt Request Polarity M HIRC EQU 19 ; Host Interupt Request Control M HMO EQU 20 ; Host Interface Mode M HM1 EQU 21 ; Host Interface Mode M HM2 EQU 22 ; Host Interface Mode M HM EQU \$700000 ; Host Interface Mode Mask Host PCI Control Register Bit Flags ; M PMTIE EQU 1 ; PCI Master Transmit Interrupt Enable M PMRIE EQU 2 ; PCI Master Receive Interrupt Enable M PMAIE EOU 4 ; PCI Master Address Interrupt Enable M PPEIE EQU 5 ; PCI Parity Error Interrupt Enable M PTAIE EQU 7 ; PCI Transaction Abort Interrupt Enable M PTTIE EQU 9 ; PCI Transaction Termination Interrupt Enable M PTCIE EQU 12 ; PCI Transfer Complete Interrupt Enable M CLRT EQU 14 ; Clear Transmitter M_MTT EQU 15 ; Master Transfer Terminate M SERF EQU 16 ; HSERR~ Force M MACE EQU 18 ; Master Access Counter Enable M MWSD EQU 19 ; Master Wait States Disable M RBLE EQU 20 ; Receive Buffer Lock Enable M IAE EQU 21 ; Insert Address Enable Host PCI Master Control Register Bit Flags ; M ARH EQU \$00ffff; DSP PCI Transaction Address (High) M BL EQU \$3f0000; PCI Data Burst Length M FC EQU \$c00000; Data Transfer Format Control Host PCI Address Register Bit Flags ; M ARL EQU \$00ffff; DSP PCI Transaction Address (Low) M C EQU \$0f0000; PCI Bus Command M BE EQU \$f00000; PCI Byte Enables DSP Status Register Bit Flags ; M HCP EQU 0 ; Host Command pending

NP

Pr Consumption Benchmark

```
M SCRE EQU 8
                ; SCI Receiver Enable
               ; SCI Transmitter Enable
M SCTE EQU 9
               ; Idle Line Interrupt Enable
M ILIE EOU 10
               ; SCI Receive Interrupt Enable
M SCRIE EOU 11
M SCTIE EQU 12
                ; SCI Transmit Interrupt Enable
M TMIE EQU 13 ; Timer Interrupt Enable
M TIR EQU 14 ; Timer Interrupt Rate
M SCKP EQU 15 ; SCI Clock Polarity
M REIE EQU 16 ; SCI Error Interrupt Enable (REIE)
       SCI Status Register Bit Flags
;
                ; Transmitter Empty
M TRNE EQU 0
               ; Transmit Data Register Empty
M TDRE EQU 1
               ; Receive Data Register Full
M RDRF EOU 2
               ; Idle Line Flag
M IDLE EQU 3
M OR EQU 4
            ; Overrun Error Flag
M PE EOU 5
             ; Parity Error
M FE EQU 6
             ; Framing Error Flag
M R8 EQU 7
              ; Received Bit 8 (R8) Address
       SCI Clock Control Register
;
M CD EQU $FFF
              ; Clock Divider Mask (CD0-CD11)
              ; Clock Out Divider
M COD EQU 12
               ; Clock Prescaler
M SCP EQU 13
              ; Receive Clock Mode Source Bit
M RCM EOU 14
              ; Transmit Clock Source Bit
M TCM EQU 15
;------
;
      EQUATES for Synchronous Serial Interface (SSI)
;
;
;-----
;
       Register Addresses Of SSI0
;
M TX00 EQU $FFFFBC; SSI0 Transmit Data Register 0
M TX01 EQU $FFFFBB; SSIO Transmit Data Register 1
M TX02 EQU $FFFFBA; SSIO Transmit Data Register 2
M TSRO EQU $FFFFB9; SSIO Time Slot Register
M RX0 EQU $FFFFB8; SSI0 Receive Data Register
M SSISRO EQU $FFFFB7; SSIO Status Register
M CRB0 EQU $FFFFB6; SSI0 Control Register B
M CRAO EQU $FFFFB5; SSIO Control Register A
M TSMA0 EQU $FFFFB4; SSI0 Transmit Slot Mask Register A
M TSMB0 EQU $FFFFB3; SSI0 Transmit Slot Mask Register B
M RSMA0 EQU $FFFFB2; SSI0 Receive Slot Mask Register A
M RSMB0 EQU $FFFFB1; SSI0 Receive Slot Mask Register B
       Register Addresses Of SSI1
;
M TX10 EQU $FFFFAC; SSI1 Transmit Data Register 0
M_TX11 EQU $FFFFAB; SSI1 Transmit Data Register 1
M TX12 EQU $FFFFAA; SSI1 Transmit Data Register 2
M TSR1 EQU $FFFFA9; SSI1 Time Slot Register
M RX1 EQU $FFFFA8; SSI1 Receive Data Register
M SSISR1 EOU $FFFFA7; SSI1 Status Register
M CRB1 EQU $FFFFA6; SSI1 Control Register B
M CRA1 EQU $FFFFA5; SSI1 Control Register A
M TSMA1 EQU $FFFFA4; SSI1 Transmit Slot Mask Register A
```

NP

Fr Consumption Benchmark

```
; Timer Control Mask (TCO-TC3)
M TC EQU $F0
M_INV EQU 8 ; Inverter Bit
M_TRM EQU 9 ; Timer Restart
              ; Timer Restart Mode
M_DIR EQU 11 ; Direction Bit
M_DI EQU 12 ; Data Input
M_DO EQU 13 ; Data Output
M PCE EQU 15 ; Prescaled Clock Enable
M_TOF EQU 20 ; Timer Overflow Flag
M TCF EQU 21
              ; Timer Compare Flag
       Timer Prescaler Register Bit Flags
;
M PS EQU $600000 ; Prescaler Source Mask
M PSO EQU 21
M PS1 EQU 22
      Timer Control Bits
M_TC0 EQU 4 ; Timer Control 0
M_TC1 EQU 5 ; Timer Control 1
M_TC2 EQU 6 ; Timer Control 2
M_TC3 EQU 7 ; Timer Control 3
;------
;
       EQUATES for Direct Memory Access (DMA)
;
;
;------
       Register Addresses Of DMA
M DSTR EQU $FFFFF4; DMA Status Register
M DORO EQU $FFFFF3; DMA Offset Register 0
M DOR1 EQU $FFFFF2; DMA Offset Register 1
M DOR2 EQU $FFFFF1; DMA Offset Register 2
M DOR3 EQU $FFFFF0; DMA Offset Register 3
       Register Addresses Of DMA0
;
M DSR0 EQU $FFFFEF; DMA0 Source Address Register
M DDR0 EQU $FFFFEE; DMA0 Destination Address Register
M DCOO EQU $FFFFED; DMA0 Counter
M DCR0 EQU $FFFFEC; DMA0 Control Register
       Register Addresses Of DMA1
;
M DSR1 EQU $FFFFEB; DMA1 Source Address Register
M DDR1 EQU $FFFFEA; DMA1 Destination Address Register
M DCO1 EQU $FFFFE9; DMA1 Counter
M DCR1 EQU $FFFFE8; DMA1 Control Register
       Register Addresses Of DMA2
;
M DSR2 EQU $FFFFE7; DMA2 Source Address Register
M DDR2 EQU $FFFFE6; DMA2 Destination Address Register
M DCO2 EQU $FFFFE5; DMA2 Counter
M DCR2 EQU $FFFFE4; DMA2 Control Register
       Register Addresses Of DMA4
;
```

Pr Consumption Benchmark

;

```
M WRP EQU 19
           ; Extended WRaP flag in OMR.
M SEN EOU 20
           ; Stack Extension Enable bit in OMR.
;
    EQUATES for DSP56301 interrupts
;
    Reference: DSP56301 Specifications Revision 3.00
;
;
    Last update: November 15 1993 (Debug request & HI32 interrupts)
;
            December 19 1993 (cosmetic - page and opt directives)
;
         August 16 1994 (change interrupt addresses to be
;
              relative to I VEC)
;
132,55,0,0,0
    page
    opt
         mex
intequ ident 1,0
    if
        @DEF(I VEC)
     ;leave user definition as is.
    else
I VEC equ
         $0
    endif
;------
; Non-Maskable interrupts
;------
I RESET EQU I VEC+$00 ; Hardware RESET
I STACK EQU I_VEC+$02 ; Stack Error
I ILL EQU I VEC+$04 ; Illegal Instruction
I DBG EQU I VEC+$06 ; Debug Request
I TRAP EQU I VEC+$08 ; Trap
I NMI EQU I VEC+$0A ; Non Maskable Interrupt
;------
; Interrupt Request Pins
;------
I_IRQA EQU I_VEC+$10 ; IRQA
I_IRQB EQU I_VEC+$12 ; IRQB
I_IRQC EQU I_VEC+$14 ; IRQC
I IRQD EQU I VEC+$16 ; IRQD
;------
; DMA Interrupts
;------
I DMA0 EQU I VEC+$18 ; DMA Channel 0
I_DMA1 EQU I_VEC+$1A ; DMA Channel 1
I_DMA2 EQU I_VEC+$1C ; DMA Channel 2
I_DMA3 EQU I_VEC+$1C ; DMA Channel 2
I DMA4
     EQU I_VEC+$20 ; DMA Channel 4
I DMA5
     EQU I VEC+$22 ; DMA Channel 5
;------
; Timer Interrupts
;------
I TIMOC EQU I VEC+$24 ; TIMER 0 compare
I TIMOOF EQU I VEC+$26 ; TIMER 0 overflow
```



Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Solder Spheres	Order Number
DSP56301	3.3 V	Thin Quad Flat Pack (TQFP)	208	80	Lead-free	DSP56301AG80
					Lead-bearing	DSP56301PW80
				100	Lead-free	DSP56301AG100
					Lead-bearing	DSP56301PW100
		Molded Array Process-Ball Grid Array (MAP-BGA)	252	80	Lead-free	DSP56301VL80
					Lead-bearing	DSP56301VF80
				100	Lead-free	DSP56301VL100
					Lead-bearing	DSP56301VF100

How to Reach Us:

Home Page: www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations not listed: Freescale Semiconductor

Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH Technical Information Center Schatzbogen 7 81829 München, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 1996, 2006.

Document Order No.: DSP56301 Rev. 10 7/2006