

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj16gp304-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CLKI         I         ST/CMOS         No.         External clock source input. Always associated with OSC1 pin function Oscillator orystal output. Connects to crystal or resonator in Crystal No.           OSC1         I         ST/CMOS         No.         Oscillator orystal output. Connects to crystal or resonator in Crystal No.           OSC1         I         ST/CMOS         No.         Oscillator orystal output. Connects to crystal or resonator in Crystal Oscillator orystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.           OSC2         I/O         —         No.         32.768 Hz low-power oscillator crystal output.           CN0-CN30         I         ST         No.         22.768 Hz low-power oscillator crystal output.           CN0-CN30         I         ST         No.         Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs. CC1-C2         I         ST           CC1-LC2         I         ST         Yes         Capture inputs 7/8.           OCFA         I         ST         No.         External interrupt 0.           INTO         I         ST         Yes         Capture inputs 7/8.           OCFA         I         ST         No.         External interrupt 0.           INT1         I         ST         No. <th>TABLE 1-1:</th> <th>PIN</th> <th>OUT I/O DI</th> <th>ESCRIF</th> <th>PTIONS</th>	TABLE 1-1:	PIN	OUT I/O DI	ESCRIF	PTIONS
CLKI         I         ST/CMOS         No         External clock source input. Always associated with OSC1 pin function CLKO           CLKO         O	Pin Name			PPS	Description
CLKO         O         —         No         Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mede. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.           OSC1         I         ST/CMOS         No         Oscillator crystal input. ST buffer when configured in RC mode; CMOS of wherwise.           OSC2         I/O         —         No         Oscillator crystal output. Connects to crystal or resonator in Crystal Os lator mode. Optionally functions as CLKO in RC and EC modes.           SOSC0         0         —         No         Oscillator crystal output. Connects to crystal output.           CN0-CN30         I         ST         No         Change notification inputs.           CC1-IC2         I         ST         Yes         Capture inputs 7/8.           OCFA         I         ST         No         PORTA is a bidirectional I/O port.           INT0         I         ST         No         PORTA is a bidirectional	AN0-AN12	I	Analog	No	Analog input channels.
OSC2         I/O         —         No         Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator crystal output. Connects to crystal or resonator in Crystal Os           SOSCI         I         STI/CMOS         No         32.768 kHz low-power oscillator crystal input; CMOS otherwise.           SOSCO         O         —         No         32.768 kHz low-power oscillator crystal output.           CN0-CN30         I         STI         No         Change notification inputs.           CAN-CN30         I         ST         Yes         Capture inputs 7/2.           C7-IC2         I         ST         Yes         Compare outputs 1/1 through 2.           IC1-IC2         I         ST         Yes         Compare outputs 1/1 through 2.           INTO         I         ST         No         External interrupt 0.           INT1         I         ST         Yes         External interrupt 1.           INT2         I         ST         No         PORTA is a bidirectional I/O port.           RAO-RA4         I/O         ST         No         PORTE is a bidirectional I/O port.           RC0-RC9         I/O         ST         No         PORTE is a bidirectional I/O port.           TCK         I         ST         No			ST/CMOS —		Oscillator mode. Optionally functions as CLKO in RC and EC modes.
Iator mode. Optionally functions as CLKO in RC and EC modes.           SOSCI         I         ST/CMOS         No         32.768 kHz low-power oscillator crystal input; CMOS otherwise.           SOSCO         O         -         No         32.768 kHz low-power oscillator crystal output.           CN0-CN30         I         ST         No         Change notification inputs.           CC1-02         I         ST         Yes         Capture inputs 1/2.           IC7-IC8         I         ST         Yes         Capture inputs 1/2.           IC7-IC8         I         ST         Yes         Compare Fault A input (for Compare Channels 1 and 2).           OCFA         I         ST         Yes         Compare outputs 1 through 2.           INT0         I         ST         No         External interrupt 0.           INT1         I         ST         Yes         External interrupt 1.           INT2         I         ST         No         PORTA is a bidirectional I/O port.           RA0-RA4         I/O         ST         No         PORTB is a bidirectional I/O port.           RC0-RC9         I/O         ST         No         PORTC is a bidirectional I/O port.           TICK         I         ST         No         <	OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
SOSCO         O         —         No         32.768 kHz low-power oscillator crystal output.           CN0-CN30         I         ST         No         Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.           IC1-IC2         I         ST         Yes         Capture inputs 1/2. Capture inputs 7/8.           OCFA         I         ST         Yes         Compare captul A input (for Compare Channels 1 and 2).           OC1-Oc2         O         —         Yes         Compare outputs 1 through 2.           INT0         I         ST         Yes         External interrupt 0.           INT1         I         ST         Yes         External interrupt 1.           INT2         I         ST         No         PORTA is a bidirectional I/O port.           RAC-RA4         I/O         ST         No         PORTB is a bidirectional I/O port.           RC0-RC9         I/O         ST         No         PORTC is a bidirectional I/O port.           RC6-RC9         I/O         ST         No         PORTC is a bidirectional I/O port.           TCCK         I         ST         Yes         Timer2 external clock input.           TCCK         I         ST         Yes         UART1 readv to send.	OSC2	I/O	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Osc lator mode. Optionally functions as CLKO in RC and EC modes.
Can be software programmed for internal weak pull-ups on all inputs.           IC1-IC2         I         ST         Yes         Capture inputs 1/2.           IC7-IC8         Ves         Capture inputs 1/2.         Compare Channels 1 and 2).           OCFA         I         ST         Yes         Compare Fault A input (for Compare Channels 1 and 2).           OC1-OC2         O          Yes         Compare outputs 1 through 2.           INT0         I         ST         No         External interrupt 0.           INT1         I         ST         Yes         External interrupt 1.           INT2         I         ST         Yes         External interrupt 2.           RA0-RA4         I/O         ST         No         PORTA is a bidirectional I/O port.           RC0-RC9         I/O         ST         No         PORTC is a bidirectional I/O port.           RC0-RC9         I/O         ST         No         Timer1 external clock input.           T2CK         I         ST         Yes         Timer2 external clock input.           T2CK         I         ST         Yes         UART1 receive.           UTRS         O         -         Yes         SPI1 data out.           SC11			ST/CMOS		
IC7-IC8         Yes         Capture inputs 7/8.           OCFA         I         ST         Yes         Compare Fault A input (for Compare Channels 1 and 2).           OC1-OC2         O         -         Yes         Compare outputs 1 through 2.           INT0         I         ST         No         External interrupt 0.           INT1         I         ST         Yes         External interrupt 1.           INT2         I         ST         Yes         External interrupt 1.           INT2         I         ST         No         PORTA is a bidirectional I/O port.           RA0-RA4         I/O         ST         No         PORTC is a bidirectional I/O port.           RC0-RC9         I/O         ST         No         PORTC is a bidirectional I/O port.           TCK         I         ST         No         Timer1 external clock input.           T2CK         I         ST         Yes         Timer2 external clock input.           T3CK         I         ST         Yes         UART1 ready to send.           UTRTS         O         -         Yes         VART1 ready to send.           UTRX         O         -         Yes         SPI1 data in.           SDD1	CN0-CN30	I	ST	No	
OC1-OC2         O         —         Yes         Compare outputs 1 through 2.           INTO         I         ST         No         External interrupt 0.           INT1         I         ST         Yes         External interrupt 1.           INT2         I         ST         Yes         External interrupt 2.           RA0-RA4         I/O         ST         No         PORTA is a bidirectional I/O port.           RA7-RA10         No         PORTG is a bidirectional I/O port.         RC0-RC9           RR0-RB15         I/O         ST         No         PORTC is a bidirectional I/O port.           TCK         I         ST         Yes         Timer1 external clock input.           T2CK         I         ST         Yes         Timer2 external clock input.           T2CK         I         ST         Yes         UART1 ready to send.           UIRTS         O         —         Yes         UART1 receive.           U1RTX         O         —         Yes         SPI1 data out.           SD1         I         ST         Yes         SPI1 slave synchronous serial clock input/output for I2C1.           SD11         I         ST         No         Synchronous serial clock input/output for I		Ι	ST		
INT1       I       ST       Yes       External interrupt 1. External interrupt 2.         RA0-RA4       I/O       ST       No       PORTA is a bidirectional I/O port.         RA7-RA10       No       PORTB is a bidirectional I/O port.         RB0-RB15       I/O       ST       No       PORTC is a bidirectional I/O port.         RC0-RC9       I/O       ST       No       PORTC is a bidirectional I/O port.         T1CK       I       ST       No       PORTC is a bidirectional I/O port.         T1CK       I       ST       No       Timer1 external clock input.         T2CK       I       ST       Yes       Timer3 external clock input.         UITTS       O        Yes       UART1 ready to send.         U1RX       I       ST       Yes       Synchronous serial clock input/output for SPI1.         SDD1       O        Yes       SPI1 data in.         SDD1       I       ST       Yes       Synchronous serial clock input/output for I2C1.         SS1       I/O       ST       No       Synchronous serial clock input/output for I2C1.         SDA1       I/O       ST       No       Synchronous serial clock input/output for I2C1.         ASD1 <t< td=""><td></td><td></td><td>ST —</td><td></td><td></td></t<>			ST —		
INT2     I     ST     Yes     External interrupt 2.       RA0-RA4     I/O     ST     No     PORTA is a bidirectional I/O port.       RA7-RA10     No     PORTB is a bidirectional I/O port.       RB0-RB15     I/O     ST     No     PORTC is a bidirectional I/O port.       RC0-RC9     I/O     ST     No     PORTC is a bidirectional I/O port.       TICK     I     ST     No     Timer1 external clock input.       T2CK     I     ST     Yes     Timer3 external clock input.       T3CK     I     ST     Yes     UART1 clear to send.       UITTS     I     ST     Yes     UART1 receive.       U1RTS     O      Yes     VART1 transmit.       SCK1     I/O     ST     Yes     Spl1 data out.       SD1     O      Yes     SPl1 data out.       SS1     I/O     ST     No     Synchronous serial clock input/output for I2C1.       SDA1     I/O     ST     No     Alternate synchronous serial clock input/output for I2C1.       SDA1     I/O     ST     No     Alternate synchronous serial clock input/output for I2C1.       ASDA1     I/O     ST     No     JTAG test clock input pin.       TDI     I     ST	INT0	I	ST	No	External interrupt 0.
RA0-RA4 RA7-RA10       I/O       ST       No       PORTA is a bidirectional I/O port.         RB0-RB15       I/O       ST       No       PORTB is a bidirectional I/O port.         RC0-RC9       I/O       ST       No       PORTC is a bidirectional I/O port.         T1CK       I       ST       No       PORTC is a bidirectional I/O port.         T1CK       I       ST       No       Timer1 external clock input.         T2CK       I       ST       Yes       Timer3 external clock input.         T3CK       I       ST       Yes       UART1 ready to send.         UIRTS       O        Yes       Ves         UIRX       I       ST       Yes       Synchronous serial clock input/output for SP11.         SD11       I       ST       Yes       Synchronous serial clock input/output for I2C1.         SD11       I       ST       Yes       Synchronous serial clock input/output for I2C1.         SD11       I       ST       No       Synchronous serial clock input/output for I2C1.         SD11       I       ST       No       Synchronous serial clock input/output for I2C1.         SD11       I       ST       No       Alternate synchronous serial clock input/output for I2C1		I			
RA7-RA10NoRB0-RB15I/OSTNoPORTB is a bidirectional I/O port.RC0-RC9I/OSTNoPORTC is a bidirectional I/O port.T1CKISTNoTackISTYesTimer1 external clock input.T3CKISTYesUICTSISTYesUIRXISTYesUIRXISTYesUIRXISTYesUIRXISTYesUIRXISTYesUIRXISTYesUIRXISTYesUIRXISTYesSCK1I/OSTYesSD1ISTYesSD1ISTYesSD1ISTYesSD1ISTNoSCL1I/OSTNoSAC11I/OSTNoSAC11I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASC11I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASC11I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASC11I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASC11I/OSTNoJTAG test clock input pin.TD1ISTNo	INT2	I	ST	Yes	External interrupt 2.
RC0-RC9       I/O       ST       No       PORTC is a bidirectional I/O port.         T1CK       I       ST       No       Timer1 external clock input.         T2CK       I       ST       Yes       Timer2 external clock input.         T3CK       I       ST       Yes       Timer3 external clock input.         UTCTS       I       ST       Yes       UART1 clear to send.         UIRX       O        Yes       UART1 receive.         U1TX       O        Yes       Synchronous serial clock input/output for SPI1.         SD1       I       ST       Yes       SPI1 data in.         SD01       O        Yes       SPI1 data out.         SS1       I/O       ST       Yes       SPI1 data out.         SD1       I       ST       No       Synchronous serial clock input/output for I2C1.         SD41       I/O       ST       No       Synchronous serial data input/output for I2C1.         ASD41       I/O       ST       No       Alternate synchronous serial data input/output for I2C1.         ASD41       I/O       ST       No       Alternate synchronous serial data input/output for I2C1.         ASD41       I/O       <		I/O	ST		PORTA is a bidirectional I/O port.
T1CK       I       ST       No       Timer1 external clock input.         T2CK       I       ST       Yes       Timer2 external clock input.         T3CK       I       ST       Yes       Timer3 external clock input.         UICTS       I       ST       Yes       UART1 clear to send.         UIRTS       O       —       Yes       UART1 ready to send.         U1RX       I       ST       Yes       UART1 receive.         U1TX       O       —       Yes       Synchronous serial clock input/output for SPI1.         SD11       I       ST       Yes       Synchronous serial clock input/output for SPI1.         SD11       I       ST       Yes       SPI1 data out.         SS1       I/O       ST       Yes       SPI1 data out.         SD11       I       ST       Yes       SPI1 data out.         SS1       I/O       ST       No       Synchronous serial clock input/output for I2C1.         SDA1       I/O       ST       No       Synchronous serial data input/output for I2C1.         ASDA1       I/O       ST       No       Alternate synchronous serial clock input/output for I2C1.         ASDA1       I/O       ST       No </td <td>RB0-RB15</td> <td>I/O</td> <td>ST</td> <td>No</td> <td>PORTB is a bidirectional I/O port.</td>	RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
TZCK       I       ST       Yes       Timer2 external clock input.         T3CK       I       ST       Yes       Timer3 external clock input.         UICTS       I       ST       Yes       UART1 clear to send.         UIRX       I       ST       Yes       UART1 ready to send.         U1RX       I       ST       Yes       UART1 receive.         U1TX       O        Yes       UART1 transmit.         SCK1       I/O       ST       Yes       Synchronous serial clock input/output for SPI1.         SDI1       I       ST       Yes       SPI1 data out.         SST       I/O       ST       Yes       SPI1 data out.         SD11       I       ST       Yes       SPI1 data out.         SS1       I/O       ST       Yes       SPI1 data out.         SD11       I       ST       No       Synchronous serial clock input/output for I2C1.         SDA1       I/O       ST       No       Synchronous serial data input/output for I2C1.         ASDA1       I/O       ST       No       Alternate synchronous serial data input/output for I2C1.         ASDA1       I/O       ST       No       JTAG test data input pin. <td>RC0-RC9</td> <td>I/O</td> <td>ST</td> <td>No</td> <td>PORTC is a bidirectional I/O port.</td>	RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.
T3CKISTYesTimer3 external clock input.UICTSISTYesUART1 clear to send.UIRTSO-YesUART1 ready to send.U1RXISTYesUART1 receive.U1TXO-YesUART1 transmit.SCK1I/OSTYesSynchronous serial clock input/output for SPI1.SDI1ISTYesSPI1 data in.SD01O-YesSPI1 data out.SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TTKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOO-NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoClock input pin for programming/debugging communication channel 2.PGEC2ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3. <td>T1CK</td> <td>I</td> <td>ST</td> <td>No</td> <td>Timer1 external clock input.</td>	T1CK	I	ST	No	Timer1 external clock input.
UICTS UIRTSISTYesUART1 clear to send. UART1 ready to send. UART1 ready to send. UART1 ready to send. UART1 ransmit.UIRX UITXISTYesUART1 receive. UART1 transmit.SCK1I/OSTYesSynchronous serial clock input/output for SPI1. SPI1 data in.SD11ISTYesSPI1 data out.SS1I/OSTYesSPI1 data out.SCL1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1. SDA1ASCL1I/OSTNoSynchronous serial clock input/output for I2C1. ASDA1ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1. ASDA1TTKISTNoJTAG Test mode select pin. TCKTCKISTNoJTAG test clock input pin. TDITDIISTNoJTAG test data output pin. TDOPGED1I/OSTNoData I/O pin for programming/debugging communication channel 1. PGEC1PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2. PGEC2PGED3I/OSTNoData I/O pin for programming/debugging communication channel 2. PGEC3PGEC3ISTNoData I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3. PGEC3Legend:CMOS = CMOS compatible input		I		Yes	Timer2 external clock input.
UTRTSO-YesUART1 ready to send.U1RXISTYesUART1 receive.U1TXO-YesUART1 transmit.SCK1I/OSTYesSynchronous serial clock input/output for SPI1.SDI1ISTYesSPI1 data in.SD01O-YesSPI1 data out.SCL1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial clock input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOO-NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC1ISTNoData I/O pin for programming/debugging communication channel 2.PGED3I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoData I/O pin for programming/debu	T3CK	I	ST	Yes	Timer3 external clock input.
U1RXISTYesUART1 receive. UART1 transmit.SCK1I/OSTYesSynchronous serial clock input/output for SPI1.SDI1ISTYesSPI1 data in.SD01OYesSPI1 data out.SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial data input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC1ISTNoClock input pin for programming/debugging communication channel 2.PGEC2ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock i			ST		
UTXO—YesUART1 transmit.SCK1I/OSTYesSynchronous serial clock input/output for SPI1.SDI1ISTYesSPI1 data in.SD01O—YesSPI1 data out.SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TKKISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOO—NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC2ISTNoData I/O pin for programming/debugging communication channel 2.PGED3I/OSTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3			— CT		
SCK1I/OSTYesSynchronous serial clock input/output for SPI1.SDI1ISTYesSPI1 data in.SD01OYesSPI1 data out.SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.ASDA1I/OSTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoData I/O pin					
SDI1ISTYesSPI1 data in.SD01O-YesSPI1 data out.SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOO-NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoClock input pin for programming/debugging communication channel 2.PGED3I/OSTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoC		-			
SD01O—YesSPI1 data out.SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOO—NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoClock input pin for programming/debugging communication channel 2.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3. <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
SS1I/OSTYesSPI1 slave synchronization or frame pulse I/O.SCL1I/OSTNoSynchronous serial clock input/output for I2C1.SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data output pin.TDOO-NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC2ISTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/	-		_		
SDA1I/OSTNoSynchronous serial data input/output for I2C1.ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGED3I/OSTNoClock input pin for programming/debugging communication channel 2.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.	SS1	I/O	ST	Yes	
ASCL1I/OSTNoAlternate synchronous serial clock input/output for I2C1.ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGED3I/OSTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC4ISTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3. <td></td> <td>I/O</td> <td></td> <td>No</td> <td>Synchronous serial clock input/output for I2C1.</td>		I/O		No	Synchronous serial clock input/output for I2C1.
ASDA1I/OSTNoAlternate synchronous serial data input/output for I2C1.TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoClock input pin for programming/debugging communication channel 2.PGEC3I/OSTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC4ISTNoClock input pin for programming/debugging communication channel 3.<					
TMSISTNoJTAG Test mode select pin.TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGED3I/OSTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC4ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC4ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.Legend:CMOS = CMOS compatible input or output;Analog = Analog input;P = Power <td></td> <td></td> <td></td> <td></td> <td></td>					
TCKISTNoJTAG test clock input pin.TDIISTNoJTAG test data input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGED2I/OSTNoClock input pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoClock input pin for programming/debugging communication channel 2.PGEC3ISTNoData I/O pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.Legend:CMOS = CMOS compatible input or output;Analog = Analog input;P = Power					
TDIISTNoJTAG test data input pin.TDOONoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC1ISTNoClock input pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.Legend:CMOS = CMOS compatible input or output;Analog = Analog input;P = Power					·
TDOO—NoJTAG test data output pin.PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC1ISTNoClock input pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoClock input pin for programming/debugging communication channel 2.PGED3I/OSTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.Legend:CMOS = CMOS compatible input or output;Analog = Analog input;P = Power					
PGED1I/OSTNoData I/O pin for programming/debugging communication channel 1.PGEC1ISTNoClock input pin for programming/debugging communication channel 1.PGED2I/OSTNoData I/O pin for programming/debugging communication channel 2.PGEC2ISTNoData I/O pin for programming/debugging communication channel 2.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.PGEC3ISTNoClock input pin for programming/debugging communication channel 3.Legend:CMOS = CMOS compatible input or output;Analog = Analog input;P = Power		Ó	_		
PGEC1       I       ST       No       Clock input pin for programming/debugging communication channel 1.         PGED2       I/O       ST       No       Data I/O pin for programming/debugging communication channel 2.         PGEC2       I       ST       No       Clock input pin for programming/debugging communication channel 2.         PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         PGEC3       I       ST       No       Data I/O pin for programming/debugging communication channel 3.         PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         Legend:       CMOS = CMOS compatible input or output;       Analog = Analog input;       P = Power			ST		
PGED2       I/O       ST       No       Data I/O pin for programming/debugging communication channel 2.         PGEC2       I       ST       No       Clock input pin for programming/debugging communication channel 2.         PGED3       I/O       ST       No       Data I/O pin for programming/debugging communication channel 2.         PGED3       I/O       ST       No       Data I/O pin for programming/debugging communication channel 3.         PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         Legend:       CMOS = CMOS compatible input or output;       Analog = Analog input;       P = Power					Clock input pin for programming/debugging communication channel 1.
PGED3       I/O       ST       No       Data I/O pin for programming/debugging communication channel 3.         PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         Legend:       CMOS = CMOS compatible input or output;       Analog = Analog input;       P = Power		I/O		No	Data I/O pin for programming/debugging communication channel 2.
PGEC3       I       ST       No       Clock input pin for programming/debugging communication channel 3.         Legend:       CMOS = CMOS compatible input or output;       Analog = Analog input;       P = Power		I			Clock input pin for programming/debugging communication channel 2.
Legend:         CMOS = CMOS compatible input or output;         Analog = Analog input;         P = Power					
		•			
SL = Schmitt Trader input with CMOS lovely $O = Output = 1 - loget$					
ST = Schmitt Thgger Input with CiviOS levels; O = Output; T = Input PDS = Porinboral Pin Soloct					CMOS levels; O = Output; I = Input

#### 

PPS = Peripheral Pin Select

### 3.4 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530331

### 3.4.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 3.7.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit.

- The range of an N-bit 2's complement integer is  $-2^{N-1}$  to  $2^{N-1}$  1.
- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including '0'.
- For a 32-bit integer, the data range is
   -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to  $(1 - 2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including '0' and has a precision of 3.01518x10<sup>-5</sup>. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10<sup>-10</sup>.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed-sign multiply operations.

The MUL instruction can be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

## 3.7.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

### 3.7.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow:

- · OA: AccA overflowed into guard bits
- OB: AccB overflowed into guard bits

or

• SA: AccA saturated (bit 31 overflow and saturation)

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller**"). This allows the user application to take immediate action, for example, to correct system gain.

TABLE 4-	14: /	ADC1 R	EGIST		FOR as	PIC33F	J32GP2	204 AN	D dsPIC:	33FJ160	GP304							
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	a Buffer 0								XXXX
ADC1BUF1	0302								ADC Data	a Buffer 1								XXXX
ADC1BUF2	0304								ADC Data	a Buffer 2								XXXX
ADC1BUF3	0306								ADC Data	a Buffer 3								xxxx
ADC1BUF4	0308								ADC Data	a Buffer 4								xxxx
ADC1BUF5	030A								ADC Data	a Buffer 5								XXXX
ADC1BUF6	030C								ADC Data	a Buffer 6								XXXX
ADC1BUF7	030E								ADC Data	a Buffer 7								XXXX
ADC1BUF8	0310								ADC Data	a Buffer 8								XXXX
ADC1BUF9	0312								ADC Data	a Buffer 9								XXXX
ADC1BUFA	0314								ADC Data	Buffer 10								XXXX
ADC1BUFB	0316								ADC Data	Buffer 11								XXXX
ADC1BUFC	0318								ADC Data	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data	Buffer 13								XXXX
ADC1BUFE	031C								ADC Data	Buffer 14								XXXX
ADC1BUFE	031E								ADC Data	Buffer 15								XXXX
AD1CON1	0320	ADON	_	ADSIDL	—	_	AD12B	FOR	M<1:0>		SSRC<2:0>	•	—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0	>		_	CSCNA	CHP	'S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	ADRC – – SAMC<4:0> ADCS<7:0>					0000										
AD1CHS123	0326	_	—	—		—	CH123N	NB<1:0>	CH123SB	—	_	—	_	—	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	—	—		С	H0SB<4:0>	>	_	CH0NA	—	—		(	CH0SA<4:0	>	_	0000
AD1PCFGL	032C	—	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	—	—	_	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000

### TABLE 4-14: ADC1 REGISTER MAP FOR dsPIC33FJ32GP204 AND dsPIC33FJ16GP304

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-9), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the  ${\tt REPEAT}$  loop will allow the instruction using PSV to access data to execute in a single cycle.

### FIGURE 4-9: PROGRAM SPACE VISIBILITY OPERATION



© 2007-2011 Microchip Technology Inc.

REGISTER	7-13: IPC2	: INTERRUPT I	PRIORITY	CONTROL R	EGISTER 2		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U1RXIP<2:0>		<u> </u>		SPI1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI1EIP<2:0>		_		T3IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable t	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
			. 1				
bit 15		ented: Read as '0					
bit 14-12		0>: UART1 Rece	•	•			
	111 = Interi	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 11	Unimplemented: Read as '0'						
bit 10-8		>: SPI1 Event Int	•				
	111 = Interi	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				
bit 7		ented: Read as '0					
bit 6-4	-	:0>: SPI1 Error In		itv bits			
		rupt is priority 7 (h	-	•			
	•		0				
	•						
	•	runt in priority 1					
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	Timer3 Interrupt					
5112 0		rupt is priority 7 (h	-	tv interrupt)			
	•			·, ······			
	•						
	•	numble establish					
		rupt is priority 1					
	000 = Inton	rupt source is disa	ahled				

### REGISTER 7-13: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

NOTES:

### 9.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

### 9.1 Clock Frequency and Clock Switching

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

### 9.2 Instruction-Based Power-Saving Modes

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The Assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

### 9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

### EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE\_MODE ; Put the device into IDLE mode

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
IC8MD	IC7MD	_		—		IC2MD	IC1MD	
bit 15	•			·		·	bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
		_	_		_	OC2MD	OC1MD	
bit 7							bit C	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown	
bit 14 bit 13-10 bit 9	0 = Input Cap IC7MD: Input 1 = Input Cap 0 = Input Cap Unimplemen IC2MD: Input 1 = Input Cap 0 = Input Cap	IC8MD: Input Capture 8 Module Disable bit 1 = Input Capture 8 module is disabled 0 = Input Capture 8 module is enabled IC7MD: Input Capture 2 Module Disable bit 1 = Input Capture 7 module is disabled 0 = Input Capture 7 module is enabled Unimplemented: Read as '0' IC2MD: Input Capture 2 Module Disable bit 1 = Input Capture 2 module is disabled 0 = Input Capture 2 module is disabled 0 = Input Capture 2 module is disabled						
bit 8	1 = Input Cap	IC1MD: Input Capture 1 Module Disable bit 1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled						
bit 7-2	Unimplemen	Unimplemented: Read as '0'						
bit 1	1 = Output Co	OC2MD: Output Compare 2 Module Disable bit 1 = Output Compare 2 module is disabled 0 = Output Compare 2 module is enabled						
bit 0	OC1MD: Output Compare 1 Module Disable bit 1 = Output Compare 1 module is disabled 0 = Output Compare 1 module is enabled							

### 10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

### 10.3 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

### 10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP. Examples are shown in Example 10-1 and Example 10-2. This also applies to PORT bit operations, such as BSET PORTB, # RB0, which are single cycle read-modify-write. All PORT bit operations, such as MOV PORTB, W0 or BSET PORTB, # RBx, read the pin and *not* the latch.

### 10.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 31 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

### EXAMPLE 10-1: PORT WRITE/READ

MOV	0xFF00, W0	;Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	;and PORTB<7:0> as outputs
NOP		;Delay 1 cycle
BTSS	PORTB, #13	;Next Instruction

### EXAMPLE 10-2: PORT BIT OPERATIONS

Incorrect:					
BSET	PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
BSET	PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
Correct:					
BSET	PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
NOP					
BSET	PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
NOP					
Preferred:					
BSET	LATB, I	LATB1	;Set	PORTB <rb1></rb1>	high
BSET	LATB, 1	LATB6	;Set	PORTB <rb6></rb6>	high

### REGISTER 10-20: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP21R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP20R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

- bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin (see Table 10-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin (see Table 10-2 for peripheral function numbers)

### REGISTER 10-21: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—	RP23R<4:0>						
bit 15		·					bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_	—			RP22R<4:0>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at P	OR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is unknown						

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin (see Table 10-2 for peripheral function numbers)

<b>Legend:</b> R = Readable	h:+	W = Writable I	-it		mented bit, read		
bit 7							bit 0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
		—	CSS12	CSS11	CSS10	CSS9	CSS8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

### REGISTER 18-6: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW<sup>(1,2)</sup>

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

-n = Value at POR

bit 12-0 CSS<12:0>: ADC Input Scan Selection bits

'1' = Bit is set

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 13 analog inputs, all AD1CSSL bits can be selected by the user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

'0' = Bit is cleared

x = Bit is unknown

**2:** CSSx = ANx, where x = 0 through 12.

### **REGISTER 18-7:** AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW<sup>(1,2,3)</sup>

_							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7	-	•			•	•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits
  - 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
  - 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 13 analog inputs, all PCFG bits are R/W by user software. However, the PCFG bits are ignored on ports without a corresponding input on device.
  - **2:** PCFGx = ANx, where x = 0 through 12.
  - **3:** The PCFGx bits have no effect if the ADC module is disabled by setting ADxMD bit in the PMDx Register. In this case, all port pins multiplexed with ANx will be in Digital mode.

### TABLE 22-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended				; ≤TA ≤+85°C for Industrial
Param No.	Symbol	Characteristic	Min	Min Typ <sup>(2)</sup> Max Units			Conditions
SY10	ТмсL	MCLR Pulse-Width (low) <sup>(1)</sup>	2	_	_	μs	-40°C to +85°C
SY11	TPWRT	Power-up Timer Period		2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable
SY12	TPOR	Power-on Reset Delay <sup>(3)</sup>	3	10	30	μs	-40°C to +85°C
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset <sup>(1)</sup>	0.68	0.72	1.2	μs	_
SY20	Twdt1	Watchdog Timer Time-out Period <sup>(1)</sup>	_	—	—	ms	See Section 19.4 "Watchdog Timer (WDT)" and LPRC parameter F21a (Table 22-19).
SY30	Тоѕт	Oscillator Start-up Time	—	1024 Tosc	—	—	Tosc = OSC1 period
SY35	TFSCM	Fail-Safe Clock Monitor Delay <sup>(1)</sup>	_	500	900	μs	-40°C to +85°C

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** These parameters are characterized, but are not tested in manufacturing.

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic	Min.	Min. Typ <sup>(1)</sup> Max. Units Conditions				
		Cloc	k Parame	ters				
AD50	TAD	ADC Clock Period <sup>(1)</sup>	76			ns	_	
AD51	tRC	ADC Internal RC Oscillator Period <sup>(1)</sup>	—	250	_	ns	_	
		Cor	version F	Rate			·	
AD55	tCONV	Conversion Time <sup>(1)</sup>		12 TAD	_		—	
AD56	FCNV	Throughput Rate <sup>(1)</sup>	_		1.1	Msps	—	
AD57	TSAMP	Sample Time <sup>(1)</sup>	2.0 TAD	—	_	_	—	
		Timi	ng Param	eters			·	
AD60	tPCS	Conversion Start from Sample Trigger <sup>(1)</sup>	2.0 Tad	—	3.0 Tad	—	Auto-Convert Trigger not selected	
AD61	tpss	Sample Start from Setting Sample (SAMP) bit <sup>(1)</sup>	2.0 TAD	—	3.0 Tad	_	_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) <sup>(1)</sup>	-	0.5 Tad	_	_	_	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(1)</sup>	-	—	20	μs	_	

### ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

DC CHA	RACTER	ISTICS	Standar (unless Operatir	otherwi	se state	ed)	s: <b>3.0V to 3.6V</b> ≤TA ≤+85°C for High rature	
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	lo∟ ≤1.8 mA, VDD = 3.3V See <b>Note 1</b>	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14	_	_	0.4	V	lo∟ ≤3.6 mA, VDD = 3.3V See <b>Note 1</b>	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSCO, CLKO, RA3	_	_	0.4	V	lo∟ ⊴6 mA, VDD = 3.3V See <b>Note 1</b>	
DO20 Vон		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	v	lo∟ ≥ -1.8 mA, Vod = 3.3V See <b>Note 1</b>	
	Vон	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>
					Output High Voltage I/O Pins: 8x Source Driver Pins - OSCO, CLKO, RA3	2.4	_	_
		Output High Voltage I/O Pins:	1.5				IOH ≥ -1.9 mA, VDD = 3.3V See <b>Note 1</b>	
		2x Source Driver Pins - All pins not defined by 4x or 8x driver	2.0	_	_	V	IOH ≥ -1.85 mA, VDD = 3.3V See <b>Note 1</b>	
		pins	3.0	_	_		ІОН ≥ -1.4 mA, VDD = 3.3V See <b>Note 1</b>	
		<b>Output High Voltage</b> 4x Source Driver Pins - RA0,	1.5	_	_		IOH ≥ -3.9 mA, VDD = 3.3V See <b>Note 1</b>	
DO20A	VoH1	RA1, RB5, RB6, RB8, RB9, RB14	2.0	_	_	v	IOH ≥ -3.7 mA, VDD = 3.3V See <b>Note 1</b>	
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See <b>Note 1</b>	
		Output High Voltage 8x Source Driver Pins -OSCO,	1.5	_		V	IOH ≥ -7.5 mA, VDD = 3.3V See <b>Note 1</b>	
		CLKO, RA3	2.0	_	_		IOH ≥ -6.8 mA, VDD = 3.3V See <b>Note 1</b>	
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>	

### TABLE 23-7: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

### 23.2 AC Characteristics and Timing Parameters


The information contained in this section defines dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 22.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 22.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

### TABLE 23-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+150°C for High Temperature
	Operating voltage VDD range as described in Table 23-1.

### FIGURE 23-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### TABLE 23-9: PLL CLOCK TIMING SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Conditions					
HOS53	DCLK	CLKO Stability (Jitter) <sup>(1)</sup>	KO Stability (Jitter) <sup>(1)</sup> -5 0.5 5 % Measured period				Measured over 100 ms period	

**Note 1:** These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

Peripheral Clock Jitter = 
$$\frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 5%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}} \right\rfloor = \left\lfloor \frac{5\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{5\%}{4} \right\rfloor = 1.25\%$$

### TABLE 23-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

-	AC TERISTICS		atandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature     -40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns	—	

**Note 1:** These parameters are characterized but not tested in manufacturing.

### TABLE 23-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS


	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	_	ns	_		

**Note 1:** These parameters are characterized but not tested in manufacturing.

### 25.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e	.100 BSC		
Top to Seating Plane	A		_	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015		_
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB		_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### **Revision C (December 2008)**

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

### TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description		
"High-Performance, 16-bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see " <b>Pin Diagrams</b> ").		
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.		
Section 10.0 "I/O Ports"	Updated 5V tolerant status for I/O pin RB4 from Yes to No (see Table 10-		
Section 22.0 "Electrical Characteristics"	Removed the maximum value for parameter DC12 (RAM Data Retention Voltage) in Table 22-4.		
	Updated typical values for Operating Current (IDD) and added Note 3 in Table 22-5.		
	Updated typical and maximum values for Idle Current (IIDLE): Core OFF Clock ON Base Current and added Note 3 in Table 22-6.		
	Updated typical and maximum values for Power Down Current (IPD) and added Note 5 in Table 22-7.		
	Updated typical and maximum values for Doze Current (IDOZE) and added Note 2 in Table 22-8.		
	Added Note 3 to Table 22-12.		
	Updated minimum value for Internal Voltage Regulator Specifications in Table 22-13.		
	Added parameter OS42 (GM) and Notes 4, 5, and 6 to Table 22-16.		
	Added Notes 2 and 3 to Table 22-17.		
	Added Note 2 to Table 22-20.		
	Added Note 2 to Table 22-21.		
	Added Note 2 to Table 22-22.		
	Added Note 1 to Table 22-23.		
	Added Note 1 to Table 22-24.		
	Added Note 3 to Table 22-32.		
	Added Note 2 to Table 22-33.		
	Updated typical value for parameter AD08 (ADC in operation) and added Notes 2 and 3 in Table 22-34.		
	Updated minimum, typical, and maximum values for parameters AD23a, AD24a, AD30a, AD32a, AD32a, and AD34a, and added Notes 2 and 3 in Table 22-35.		
	Updated minimum, typical, and maximum values for parameters AD23b, AD24b, AD30b, AD32b, AD32b, and AD34b, and added Notes 2 and 3 in Table 22-36.		



### **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11