

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 3 |
| Program Memory Size | 384B (256 x 12) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16 × 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | SOT-23-6 |
| Supplier Device Package | SOT-23-6 |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic10f204t-i-ot |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC10F200/202/204/206 devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC10F200/202/204/206 devices use a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 µs @ 4 MHz) except for program branches.

The table below lists program memory (Flash) and data memory (RAM) for the PIC10F200/202/204/206 devices.

TABLE 3-1: PIC10F2XX MEMORY

| Device | Memory | | | | |
|-----------|----------|--------|--|--|--|
| Device | Program | Data | | | |
| PIC10F200 | 256 x 12 | 16 x 8 | | | |
| PIC10F202 | 512 x 12 | 24 x 8 | | | |
| PIC10F204 | 256 x 12 | 16 x 8 | | | |
| PIC10F206 | 512 x 12 | 24 x 8 | | | |

The PIC10F200/202/204/206 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC10F200/202/204/206 devices have a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC10F200/202/204/206 devices simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC10F200/202/204/206 devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1 and Figure 3-2, with the corresponding device pins described in Table 3-2.

4.0 MEMORY ORGANIZATION

The PIC10F200/202/204/206 memories are organized into program memory and data memory. Data memory banks are accessed using the File Select Register (FSR).


4.1 Program Memory Organization for the PIC10F200/204

The PIC10F200/204 devices have a 9-bit Program Counter (PC) capable of addressing a 512×12 program memory space.

Only the first 256 x 12 (0000h-00FFh) for the PIC10F200/204 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wraparound within the first 256 x 12 space (PIC10F200/204). The effective Reset vector is at 0000h (see Figure 4-1). Location 00FFh (PIC10F200/204) contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1:

PROGRAM MEMORY MAP AND STACK FOR THE PIC10F200/204



4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC10F200/202/204/206)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset ⁽²⁾ | Register on Page |
|--------------------|----------|-------------|----------------------------------|----------|--------------|------------|------------|-------------|-------|--|---------------------|
| 00h | INDF | Uses Cont | ents of FSF | R to Add | ress Data Me | emory (not | a physica | l register) | | xxxx xxxx | 19 |
| 01h | TMR0 | 8-bit Real- | Time Clock | /Counter | r | | | | | xxxx xxxx | 23, 27 |
| 02h ⁽¹⁾ | PCL | Low-order | _ow-order 8 bits of PC 1111 1111 | | | | | | 18 | | |
| 03h | STATUS | GPWUF | CWUF ⁽⁵⁾ | _ | TO | PD | Z | DC | С | 00-1 1xxx (3) | 15 |
| 04h | FSR | Indirect Da | ata Memory | Address | s Pointer | | | | | 111x xxxx | 19 |
| 05h | OSCCAL | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | FOSC4 | 1111 1110 | 17 |
| 06h | GPIO | _ | _ | _ | _ | GP3 | GP2 | GP1 | GP0 | xxxx | 20 |
| 07h ⁽⁴⁾ | CMCON0 | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU | 1111 1111 | 28 |
| N/A | TRISGPIO | — | | — | — | I/O Contro | ol Registe | r | | 1111 | 31 |
| N/A | OPTION | GPWU | GPPU | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 16 |

Legend: -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition.

Note 1: The upper byte of the Program Counter is not directly accessible. See **Section 4.7** "**Program Counter**" for an explanation of how to access these bits.

2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.

3: See Table 9-1 for other Reset specific values.

4: PIC10F204/206 only.

5: PIC10F204/206 only. On all other devices, this bit is reserved and should not be used.




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|-------------|----------|---|-------|-------|---------|-----------|-------|-------|-------------------------------|---------------------------------|
| 01h | TMR0 | Timer0 – | imer0 – 8-bit Real-Time Clock/Counter xxxx xxxx uuuu uuuu | | | | | | | | |
| N/A | OPTION | GPWU | GPPU | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| N/A | TRISGPIO(1) | _ | _ | - | | I/O Cor | ntrol Reg | ister | | 1111 | 1111 |

Legend: Shaded cells not used by Timer0. - = unimplemented, x = unknown, u = unchanged.

Note 1: The TRIS of the TOCKI pin is overridden when TOCS = 1.

6.1 Using Timer0 with an External Clock (PIC10F200/202)

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.


6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

| | | · / |
|--------|------------|---------------------|
| CLRWDT | | ;Clear WDT and |
| | | ;prescaler |
| MOVLW | `xxxx0xxx' | ;Select TMR0, new |
| | | ;prescale value and |
| | | ;clock source |
| OPTION | | |
| | | |




3: Bit CMPT0CS is located in the CMCON0 register.

8.2 Comparator Operation

A single comparator is shown in Figure 8-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-2 represent the uncertainty due to input offsets and response time. See Table 12-1 for Common Mode Voltage.

FIGURE 8-2: SINGLE COMPARATOR



8.3 Comparator Reference

An internal reference signal may be used depending on the Comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 8-2). Please see Table 12-1 for internal reference specifications.

8.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is to have a valid level. If the comparator inputs are changed, a delay must be used to allow the comparator to settle to its new state. Please see Table 12-1 for comparator response time specifications.

8.5 Comparator Output

The comparator output is read through CMCON0 register. This bit is read-only. The comparator output may also be used internally, see Figure 8-1.

| Note: | Analog levels on any pin that is defined as a digital input may cause the input buffer | | | | | | |
|-------|--|---------------------|------|---------|------|----|--|
| | to spe | consume ecified. | more | current | than | is | |

8.6 Comparator Wake-up Flag

The comparator wake-up flag is set whenever all of the following conditions are met:

- $\overline{\text{CWU}} = 0$ (CMCON0<0>)
- CMCON0 has been read to latch the last known state of the CMPOUT bit (MOVF CMCON0, W)
- Device is in Sleep
- The output of the comparator has changed state

The wake-up flag may be cleared in software or by another device Reset.

8.7 Comparator Operation During Sleep


When the comparator is active and the device is placed in Sleep mode, the comparator remains active. While the comparator is powered-up, higher Sleep currents than shown in the power-down current specification will occur. To minimize power consumption while in Sleep mode, turn off the comparator before entering Sleep.

8.8 Effects of a Reset

A Power-on Reset (POR) forces the CMCON0 register to its Reset state. This forces the comparator module to be in the comparator Reset mode. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparator will be powered-down during the Reset interval.

8.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



| ADDWF | Add W and f |
|------------------|---|
| Syntax: | [label] ADDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) + (f) \rightarrow (dest) |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the W register and register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| BCF | Bit Clear f |
|------------------|--|
| Syntax: | [label] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| ANDLW | AND literal with W |
|------------------|---|
| Syntax: | [<i>label</i>] ANDLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W).AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register. |

| BSF | Bit Set f |
|------------------|--|
| Syntax: | [<i>label</i>] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [label] ANDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) .AND. (f) \rightarrow (dest) |
| Status Affected: | Z |
| Description: | The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is ' 1 ', the result is stored back in register 'f'. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|--|
| Syntax: | [label] BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', then the next instruction is skipped. |
| | If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

11.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

11.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

12.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +125°C |
|--|------------------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | 0 to +6.5V |
| Voltage on MCLR with respect to Vss | 0 to +13.5V |
| Voltage on all other pins with respect to Vss | 0.3V to (VDD + 0.3V) |
| Total power dissipation ⁽¹⁾ | 800 mW |
| Max. current out of Vss pin | 80 mA |
| Max. current into Vod pin | 80 mA |
| Input clamp current, Iк (VI < 0 or VI > VDD) | ±20 mA |
| Output clamp current, IOK (VO < 0 or VO > VDD) | ±20 mA |
| Max. output current sunk by any I/O pin | 25 mA |
| Max. output current sourced by any I/O pin | 25 mA |
| Max. output current sourced by I/O port | 75 mA |
| Max. output current sunk by I/O port | 75 mA |
| Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-\Sigma$ | Voh) x Ioh} + Σ (Vol x Iol) |

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

12.2 DC Characteristics: PIC10F200/202/204/206 (Extended)

| DC CHA | RACTE | RISTICS | Standard Operating Conditions (unless otherwise specified) Operating Temperature -40°C \leq TA \leq +125°C (extended) | | | | | | | |
|---------------|-------|---|--|---------------------|------------|----------|--------------------------|--|--|--|
| Param. No. | Sym. | Characteristic | Min. | Тур. ⁽¹⁾ | Max. | Units | Conditions | | | |
| D001 | Vdd | Supply Voltage | 2.0 | | 5.5 | V | See Figure 12-1 | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽²⁾ | 1.5* | | — | V | Device in Sleep mode | | | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | — | V | | | | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | — | — | V/ms | | | | |
| | IDD | Supply Current ⁽³⁾ | | | | | | | | |
| D010 | | | _ | 175 0.63 | 275 1.1 | μA mA | VDD = 2.0V VDD = 5.0V | | | |
| | IPD | Power-down Current ⁽⁴⁾ | | | | | | | | |
| D020 | | | _ | 0.1 0.35 | 9 15 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | | | |
| | IWDT | WDT Current ⁽⁵⁾ | | | | | | | | |
| D022 | | | _ | 1.0 7 | 18 22 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | | | |
| | ICMP | Comparator Current ⁽⁵⁾ | | 1 | | 1 | | | | |
| D023 | | | _ | 12 42 | 27 85 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | | | |
| | VREF | Internal Reference Current ^{(5,6} | 6) | | | | | | | |
| D024 | | | — | 85 175 | 120 200 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | | | |

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ.") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: All I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode.
- 4: Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS.
- **5:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled.
- 6: Measured with the Comparator enabled.

TABLE 12-1: COMPARATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)

| | | Operating Temperature -40°C \leq TA \leq +125°C |
|--|--|---|
|--|--|---|

| Operating Temperature -40°C ≤ TA ≤ +125°C | | | | | | | | | |
|---|---------|---|---------|------|-------|----------|-------|--|--|
| Param. No. | Sym. | Characteristics | | Min. | Тур.† | Max. | Units | Comments | |
| D300 | Vos | Input Offset Voltage | | — | ± 5.0 | ± 10 | mV | (Vdd - 1.5)/2 | |
| D301 | Vсм | Input Common Mode Voltage | | 0 | — | VDD-1.5* | V | | |
| D302 | CMRR | Common Mode Rejection Ratio | | 55* | _ | | dB | | |
| D303* | Trt | Response Time | Falling | — | 150 | 600 | ns | (Note 1) | |
| | | | Rising | — | 200 | 1000 | ns | | |
| D304* | Тмc2coV | Comparator Mode Change to Output Valid | | _ | — | 10* | μS | | |
| D305 | Vivrf | Internal Reference Voltage | | 0.55 | 0.6 | 0.65 | V | $2.0V \le VDD \le 5.5V$ -40°C \le TA $\le \pm 125$ °C (extended) | |

* These parameters are characterized but not tested.

Data in 'Typ.' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2 - 100 mV to (VDD - 1.5)/2 + 20 mV.

TABLE 12-2: PULL-UP RESISTOR RANGES

| VDD (Volts) | Temperature (°C) | Min. | Тур. | Max. | Units |
|-------------|------------------|------|------|------|-------|
| GP0/GP1 | | | | | |
| 2.0 | -40 | 73K | 105K | 186K | Ω |
| | 25 | 73K | 113K | 187K | Ω |
| | 85 | 82K | 123K | 190K | Ω |
| | 125 | 86K | 132k | 190K | Ω |
| 5.5 | -40 | 15K | 21K | 33K | Ω |
| | 25 | 15K | 22K | 34K | Ω |
| | 85 | 19K | 26k | 35K | Ω |
| | 125 | 23K | 29K | 35K | Ω |
| GP3 | | | | | • |
| 2.0 | -40 | 63K | 81K | 96K | Ω |
| | 25 | 77K | 93K | 116K | Ω |
| | 85 | 82K | 96k | 116K | Ω |
| | 125 | 86K | 100K | 119K | Ω |
| 5.5 | -40 | 16K | 20k | 22K | Ω |
| | 25 | 16K | 21K | 23K | Ω |
| | 85 | 24K | 25k | 28K | Ω |
| | 125 | 26K | 27K | 29K | Ω |

12.4 Timing Parameter Symbology and Load Conditions – PIC10F200/202/204/206


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

| 2. TppS | | | | | | | |
|---|----------------------------------|--------|----------------|--|--|--|--|
| т | | | | | | | |
| F F | requency | T Time | | | | | |
| Lowercase subscripts (pp) and their meanings: | | | | | | | |
| рр | | | | | | | |
| 2 | to | mc | MCLR | | | | |
| ck | CLKOUT | osc | Oscillator | | | | |
| су | Cycle time | tO | ТОСКІ | | | | |
| drt | Device Reset Timer | wdt | Watchdog Timer | | | | |
| io | I/O port | wdt | Watchdog Timer | | | | |
| Upper | case letters and their meanings: | | | | | | |
| S | | | | | | | |
| F | Fall | Р | Period | | | | |
| Н | High | R | Rise | | | | |
| 1 | Invalid (high-impedance) | V | Valid | | | | |
| L | Low | Z | High-impedance | | | | |

FIGURE 12-2: LOAD CONDITIONS – PIC10F200/202/204/206



13.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.










FIGURE 13-2: TYPICAL IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)
























TABLE 14-1:8-LEAD 2x3 DFN (MC)PACKAGE TOP MARKING

| Part Number | Marking |
|----------------|---------|
| PIC10F200-I/MC | BA0 |
| PIC10F200-E/MC | BB0 |
| PIC10F202-I/MC | BC0 |
| PIC10F202-E/MC | BD0 |
| PIC10F204-I/MC | BE0 |
| PIC10F204-E/MC | BF0 |
| PIC10F206-I/MC | BG0 |
| PIC10F206-E/MC | BH0 |


TABLE 14-2: 6-LEAD SOT-23 (OT) PACKAGE TOP MARKING


| Marking |
|---------|
| 00NN |
| 00NN |
| 02NN |
| 02NN |
| 04NN |
| 04NN |
| 06NN |
| 06NN |
| |


Note: NN represents the alphanumeric traceability code.


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











END VIEW

Microchip Technology Drawing No. C04-018D Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





ALTERNATE LEAD DESIGN

| | INCHES | | | | | |
|----------------------------|------------------|------|----------|------|--|--|
| Dimension | Dimension Limits | | | MAX | | |
| Number of Pins | N | | 8 | | | |
| Pitch | е | | .100 BSC | | | |
| Top to Seating Plane | Α | - | - | .210 | | |
| Molded Package Thickness | A2 | .115 | .130 | .195 | | |
| Base to Seating Plane | A1 | .015 | - | - | | |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 | | |
| Molded Package Width E1 | | .240 | .250 | .280 | | |
| Overall Length | D | .348 | .365 | .400 | | |
| Tip to Seating Plane | L | .115 | .130 | .150 | | |
| Lead Thickness | С | .008 | .010 | .015 | | |
| Upper Lead Width | b1 | .040 | .060 | .070 | | |
| Lower Lead Width | b | .014 | .018 | .022 | | |
| Overall Row Spacing § | eВ | - | - | .430 | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2