



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-DIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c31x2bn-112">https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c31x2bn-112</a>

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2


**BLOCK DIAGRAM 1**



80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## BLOCK DIAGRAM 2 (CPU-ORIENTED)



su01723

### NOTE:

1. P3.2 and P3.5 absent in the TSSOP38 package.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## OSCILLATOR CHARACTERISTICS

### Using the oscillator

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. However, minimum and maximum high and low times specified in the data sheet must be observed.

### Clock Control Register (CKCON)

This device provides control of the 6-clock/12-clock mode by both an SFR bit (bit X2 in register CKCON and an OTP bit (bit OX2). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

The OTP clock control bit (OX2) activates the 6-clock mode when programmed using a parallel programmer, superceding the X2 bit (CKCON.0). Please also see Table 2 below.

**Table 2.**

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	X	6-clock mode

### Programmable Clock-Out

A 50% duty cycle clock can be programmed to be output on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T2OE in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

$$\frac{\text{Oscillator Frequency}}{n \times (65536 - \text{RCAP2H}, \text{RCAP2L})}$$

Where:

$n = 2$  in 6-clock mode, 4 in 12-clock mode.

(RCAP2H, RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock

generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

### RESET

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods in 12-clock and 12 oscillator periods in 6-clock mode), while the oscillator is running. To insure a reliable power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. After the reset, the part runs in 12-clock mode, unless it has been set to 6-clock operation using a parallel programmer.

## LOW POWER MODES

### Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

### Idle Mode

In idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### Power-Down Mode

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3—Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0: Disable

WUPD = 1: Enable

To properly terminate Power Down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

To terminate Power Down with an external interrupt,  $\overline{\text{INT0}}$  or  $\overline{\text{INT1}}$  must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

### Low-Power EPROM operation (LPEP)

The EPROM array contains some analog circuits that are not required when  $V_{CC}$  is less than 4 V, but are required for a  $V_{CC}$  greater than 4 V. The LPEP bit (AUXR.4), when set, will powerdown these analog circuits resulting in a reduced supply current. This bit should be set ONLY for applications that operate at a  $V_{CC}$  less than 4 V.

### Design Consideration

When the idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction

following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked in the following way:

1. Pull ALE low while the device is in reset and  $\overline{PSEN}$  is high;
2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and  $\overline{PSEN}$  are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

**Table 3. External Pin Status During Idle and Power-Down Modes**

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## TIMER 0 AND TIMER 1 OPERATION

### Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits  $C/\overline{T}$  in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 2 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag  $TF_n$ . The counted input is enabled to the Timer when  $TR_n = 1$  and either  $GATE = 0$  or  $\overline{INT_n} = 1$ . (Setting  $GATE = 1$  allows the Timer to be controlled by external input  $\overline{INT_n}$ , to facilitate pulse width measurements).  $TR_n$  is a control bit in the Special Function Register TCON (Figure 3).

The 13-bit register consists of all 8 bits of  $TH_n$  and the lower 5 bits of  $TL_n$ . The upper 3 bits of  $TL_n$  are indeterminate and should be ignored. Setting the run flag ( $TR_n$ ) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different  $GATE$  bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

#### Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter ( $TL_n$ ) with automatic reload, as shown in Figure 4. Overflow from  $TL_n$  not only sets  $TF_n$ , but also reloads  $TL_n$  with the contents of  $TH_n$ , which is preset by software. The reload leaves  $TH_n$  unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting  $TR_1 = 0$ .

Timer 0 in Mode 3 establishes  $TL_0$  and  $TH_0$  as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 5.  $TL_0$  uses the Timer 0 control bits:  $C/\overline{T}$ ,  $GATE$ ,  $TR_0$ , and  $TF_0$  as well as pin  $\overline{INT_0}$ .  $TH_0$  is locked into a timer function (counting machine cycles) and takes over the use of  $TR_1$  and  $TF_1$  from Timer 1. Thus,  $TH_0$  now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2




Figure 3. Timer/Counter 0/1 Control (TCON) Register




Figure 4. Timer/Counter 0/1 Mode 2: 8-Bit Auto-Reload

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

**Table 5. Timer 2 Generated Commonly Used Baud Rates**

Baud Rate		Osc Freq	Timer 2	
12-clk mode	6-clk mode		RCAP2H	RCAP2L
375 K	750 K	12 MHz	FF	FF
9.6 K	19.2 K	12 MHz	FF	D9
4.8 K	9.6 K	12 MHz	FF	B2
2.4 K	4.8 K	12 MHz	FF	64
1.2 K	2.4 K	12 MHz	FE	C8
300	600	12 MHz	FB	1E
110	220	12 MHz	F2	AF
300	600	6 MHz	FD	8F
110	220	6 MHz	F9	57

### Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

$$\text{Baud Rate} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

If Timer 2 is being clocked internally, the baud rate is:

$$\text{Baud Rate} = \frac{f_{\text{OSC}}}{[n \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where:

$n = 16$  in 6-clock mode, 32 in 12-clock mode.

$f_{\text{OSC}}$  = Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H}, \text{RCAP2L} = 65536 - \left( \frac{f_{\text{OSC}}}{n \times \text{Baud Rate}} \right)$$

### Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

**Table 6. Timer 2 as a Timer**

MODE	T2CON	
	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit Auto-Reload	00H	08H
16-bit Capture	01H	09H
Baud rate generator receive and transmit same baud rate	34H	36H
Receive only	24H	26H
Transmit only	14H	16H

**Table 7. Timer 2 as a Counter**

MODE	TMOD	
	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit	02H	0AH
Auto-Reload	03H	0BH

### NOTES:

1. Capture/reload occurs only on timer/counter overflow.
2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.





80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2




Figure 19. UART Framing Error Detection




Figure 20. UART Multiprocessor Communication, Automatic Address Recognition

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## Interrupt Priority Structure




Figure 21. Interrupt Sources

## Interrupts

The devices described in this data sheet provide six interrupt sources. These are shown in Figure 21. The External Interrupts  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$  can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in Register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except see Timer 0 in Mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (Figure 22). IE also contains a global disable bit, EA, which disables all interrupts at once.

## Priority Level Structure

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing bits in Special Function Registers IP (Figure 23) and IPH (Figure 24). A lower-priority interrupt can itself be interrupted by a higher-priority interrupt, but not by another interrupt of the same level. A high-priority level 3 interrupt can't be interrupted by any other interrupt source.

If two request of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as follows:

Source	Priority Within Level
1. IE0 (External Int 0)	(highest)
2. TF0 (Timer 0)	
3. IE1 (External Int 1)	
4. TF1 (Timer 1)	
5. RI+TI (UART)	
6. TF2, EXF2 (Timer 2)	(lowest)

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

The IP and IPH registers contain a number of unimplemented bits. User software should not write 1s to these positions, since they may be used in other 80C51 Family products.

## How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

1. An interrupt of equal or higher priority level is already in progress.
2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
3. The instruction in progress is RETI or any write to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

IE

Address = 0A8H

Reset Value = 0X000000B

Bit Addressable

7	6	5	4	3	2	1	0
EA	—	ET2	ES	ET1	EX1	ET0	EX0

Enable Bit = 1 enables the interrupt.  
Enable Bit = 0 disables it.

BIT	SYMBOL	FUNCTION
IE.7	EA	Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.
IE.6	—	Not implemented. Reserved for future use.
IE.5	ET2	Timer 2 interrupt enable bit.
IE.4	ES	Serial Port interrupt enable bit.
IE.3	ET1	Timer 1 interrupt enable bit.
IE.2	EX1	External interrupt 1 enable bit.
IE.1	ET0	Timer 0 interrupt enable bit.
IE.0	EX0	External interrupt 0 enable bit.

SU01522

SU01522

Figure 22. Interrupt Enable (IE) Register

IP

Address = 0B8H

Reset Value = xx000000B

Bit Addressable

7	6	5	4	3	2	1	0
—	—	PT2	PS	PT1	PX1	PT0	PX0

Priority Bit = 1 assigns higher priority

Priority Bit = 0 assigns lower priority

BIT	SYMBOL	FUNCTION
IP.7	—	Not implemented, reserved for future use.
IP.6	—	Not implemented, reserved for future use.
IP.5	PT2	Timer 2 interrupt priority bit.
IP.4	PS	Serial Port interrupt priority bit.
IP.3	PT1	Timer 1 interrupt priority bit.
IP.2	PX1	External interrupt 1 priority bit.
IP.1	PT0	Timer 0 interrupt priority bit.
IP.0	PX0	External interrupt 0 priority bit.

SU01523

SU01523

Figure 23. Interrupt Priority (IP) Register

IPH

Address = B7H

Reset Value = xx000000B

Bit Addressable

7	6	5	4	3	2	1	0
—	—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H

Priority Bit = 1 assigns higher priority

Priority Bit = 0 assigns lower priority

BIT	SYMBOL	FUNCTION
IPH.7	—	Not implemented, reserved for future use.
IPH.6	—	Not implemented, reserved for future use.
IPH.5	PT2H	Timer 2 interrupt priority bit high.
IPH.4	PSH	Serial Port interrupt priority bit high.
IPH.3	PT1H	Timer 1 interrupt priority bit high.
IPH.2	PX1H	External interrupt 1 priority bit high.
IPH.1	PT0H	Timer 0 interrupt priority bit high.
IPH.0	PX0H	External interrupt 0 priority bit high.

SU01524

SU01524

Figure 24. Interrupt Priority HIGH (IPH) Register

**80C51 8-bit microcontroller family**  
 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
 low power, high speed (30/33 MHz)

**P80C3xX2; P80C5xX2;  
 P87C5xX2**

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level

interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

**Table 8. Interrupt Table**

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
External interrupt 0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
Timer 0	2	TF0	Y	0BH
External interrupt 1	3	IE1	N (L) Y (T)	13H
Timer 1	4	TF1	Y	1BH
UART	5	RI, TI	N	23H
Timer 2	6	TF2, EXF2	N	2BH

**NOTES:**

1. L = Level activated
2. T = Transition activated

**Reduced EMI**

All port pins have slew rate controlled outputs. This is to limit noise generated by quickly switching output signals. The slew rate is factory set to approximately 10 ns rise and fall times.

**Reduced EMI Mode**

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

**AUXR (8EH)**

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	AO

AUXR.0      AO      Turns off ALE output.

**Dual DPTR**

The dual DPTR structure (see Figure 26) enables a way to specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxx000x0B

**AUXR1 (A2H)**

7	6	5	4	3	2	1	0
—	—	—	LPEP	WUPD	0	—	DPS


Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC DPTR instruction without affecting the WUPD or LPEP bits.



**Figure 26.**

**DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR, A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  or  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ;  $V_{SS} = 0\text{ V}$  (30/33 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	
$V_{IL}$	Input low voltage <sup>11</sup>	$4.5\text{ V} < V_{CC} < 5.5\text{ V}$	-0.5		$0.2 V_{CC} - 0.1$	V
$V_{IH}$	Input high voltage (ports 0, 1, 2, 3, EA)	—	$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V
$V_{IH1}$	Input high voltage, XTAL1, RST <sup>11</sup>	—	$0.7 V_{CC}$		$V_{CC} + 0.5$	V
$V_{OL}$	Output low voltage, ports 1, 2, 3 <sup>8</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OL} = 1.6\text{ mA}^2$	—		0.4	V
$V_{OL1}$	Output low voltage, port 0, ALE, PSEN <sup>7, 8</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OL} = 3.2\text{ mA}^2$	—		0.4	V
$V_{OH}$	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -30\text{ }\mu\text{A}$	$V_{CC} - 0.7$		—	V
$V_{OH1}$	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -3.2\text{ mA}$	$V_{CC} - 0.7$		—	V
$I_{IL}$	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4\text{ V}$	-1		-50	$\mu\text{A}$
$I_{TL}$	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	$V_{IN} = 2.0\text{ V}$ ; See note 4	—		-650	$\mu\text{A}$
$I_{LI}$	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	—		$\pm 10$	$\mu\text{A}$
$I_{CC}$	Power supply current (see Figure 34): Active mode (see Note 5) Idle mode (see Note 5) Power-down mode or clock stopped (see Figure 39 for conditions)	$T_{amb} = 0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$		2	30	$\mu\text{A}$
		$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$		3	50	$\mu\text{A}$
$V_{RAM}$	RAM keep-alive voltage	—	1.2			V
$R_{RST}$	Internal reset pull-down resistor	—	40		225	$\text{k}\Omega$
$C_{IO}$	Pin capacitance <sup>10</sup> (except EA)	—	—		15	pF

### NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$ s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading  $> 100\text{ pF}$ ), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.  $I_{OL}$  can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and PSEN to momentarily fall below the  $V_{CC} - 0.7$  specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2 V.
- See Figures 36 through 39 for  $I_{CC}$  test conditions and Figure 34 for  $I_{CC}$  vs. Frequency.  
12-clock mode characteristics:  
Active mode (operating):  $I_{CC(MAX)} = 1.0\text{ mA} + 0.9\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Active mode (reset):  $I_{CC(MAX)} = 7.0\text{ mA} + 0.5\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Idle mode:  $I_{CC(MAX)} = 1.0\text{ mA} + 0.18\text{ mA} \times \text{FREQ.}[\text{MHz}]$
- This value applies to  $T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ . For  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ,  $I_{TL} = -750\text{ }\mu\text{A}$ .
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin: 15 mA (\*NOTE: This is 85  $^{\circ}\text{C}$  specification.)  
Maximum  $I_{OL}$  per 8-bit port: 26 mA  
Maximum total  $I_{OL}$  for all outputs: 71 mA  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

$T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C or }-40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ <sup>1,2,3,4</sup>

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	
$1/t_{CLCL}$	31	Oscillator frequency	0	16	–	–	MHz
$t_{LHLL}$	27	ALE pulse width	$2t_{CLCL}-10$	–	115	–	ns
$t_{AVLL}$	27	Address valid to ALE low	$t_{CLCL}-15$	–	47.5	–	ns
$t_{LLAX}$	27	Address hold after ALE low	$t_{CLCL}-25$	–	37.5	–	ns
$t_{LLIV}$	27	ALE low to valid instruction in	–	$4t_{CLCL}-55$	–	195	ns
$t_{LLPL}$	27	ALE low to PSEN low	$t_{CLCL}-15$	–	47.5	–	ns
$t_{PLPH}$	27	PSEN pulse width	$3t_{CLCL}-15$	–	172.5	–	ns
$t_{PLIV}$	27	PSEN low to valid instruction in	–	$3t_{CLCL}-55$	–	132.5	ns
$t_{PXIX}$	27	Input instruction hold after PSEN	0	–	0	–	ns
$t_{PXIZ}$	27	Input instruction float after PSEN	–	$t_{CLCL}-10$	–	52.5	ns
$t_{AVIV}$	27	Address to valid instruction in	–	$5t_{CLCL}-50$	–	262.5	ns
$t_{PLAZ}$	27	PSEN low to address float	–	10	–	10	ns
<b>Data Memory</b>							
$t_{RLRH}$	28	$\overline{RD}$ pulse width	$6t_{CLCL}-25$	–	350	–	ns
$t_{WLWH}$	29	$\overline{WR}$ pulse width	$6t_{CLCL}-25$	–	350	–	ns
$t_{RLDV}$	28	RD low to valid data in	–	$5t_{CLCL}-50$	–	262.5	ns
$t_{RHDX}$	28	Data hold after RD	0	–	0	–	ns
$t_{RHDZ}$	28	Data float after RD	–	$2t_{CLCL}-20$	–	105	ns
$t_{LLDV}$	28	ALE low to valid data in	–	$8t_{CLCL}-55$	–	445	ns
$t_{AVDV}$	28	Address to valid data in	–	$9t_{CLCL}-50$	–	512.5	ns
$t_{LLWL}$	28, 29	ALE low to $\overline{RD}$ or $\overline{WR}$ low	$3t_{CLCL}-20$	$3t_{CLCL}+20$	167.5	207.5	ns
$t_{AVWL}$	28, 29	Address valid to $\overline{WR}$ low or $\overline{RD}$ low	$4t_{CLCL}-20$	–	230	–	ns
$t_{QVWX}$	29	Data valid to $\overline{WR}$ transition	$t_{CLCL}-30$	–	32.5	–	ns
$t_{WHQX}$	29	Data hold after $\overline{WR}$	$t_{CLCL}-20$	–	42.5	–	ns
$t_{QVWH}$	29	Data valid to $\overline{WR}$ high	$7t_{CLCL}-10$	–	427.5	–	ns
$t_{RLAZ}$	28	$\overline{RD}$ low to address float	–	0	–	0	ns
$t_{WHLH}$	28, 29	$\overline{RD}$ or $\overline{WR}$ high to ALE high	$t_{CLCL}-15$	$t_{CLCL}+15$	47.5	77.5	ns
<b>External Clock</b>							
$t_{CHCX}$	31	High time	$0.32t_{CLCL}$	$t_{CLCL}-t_{CLCX}$	–	–	ns
$t_{CLCX}$	31	Low time	$0.32t_{CLCL}$	$t_{CLCL}-t_{CHCX}$	–	–	ns
$t_{CLCH}$	31	Rise time	–	5	–	–	ns
$t_{CHCL}$	31	Fall time	–	5	–	–	ns
<b>Shift register</b>							
$t_{XLXL}$	30	Serial port clock cycle time	$12t_{CLCL}$	–	750	–	ns
$t_{QVXH}$	30	Output data setup to clock rising edge	$10t_{CLCL}-25$	–	600	–	ns
$t_{XHQX}$	30	Output data hold after clock rising edge	$2t_{CLCL}-15$	–	110	–	ns
$t_{XHDX}$	30	Input data hold after clock rising edge	0	–	0	–	ns
$t_{XHDV}$	30	Clock rising edge to input data valid	–	$10t_{CLCL}-133$	–	492	ns

### NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF
- Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- Parts are guaranteed by design to operate down to 0 Hz.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

$T_{amb} = 0\text{ }^{\circ}\text{C to } +70\text{ }^{\circ}\text{C or } -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$ ;  $V_{CC}=2.7\text{ V to } 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ <sup>1,2,3,4,5</sup>

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	
$1/t_{CLCL}$	31	Oscillator frequency	0	16	—	—	MHz
$t_{LHLL}$	27	ALE pulse width	$t_{CLCL}-10$	—	52.5	—	ns
$t_{AVLL}$	27	Address valid to ALE low	$0.5\ t_{CLCL}-15$	—	16.25	—	ns
$t_{LLAX}$	27	Address hold after ALE low	$0.5\ t_{CLCL}-25$	—	6.25	—	ns
$t_{LLIV}$	27	ALE low to valid instruction in	—	$2\ t_{CLCL}-55$	—	70	ns
$t_{LLPL}$	27	ALE low to PSEN low	$0.5\ t_{CLCL}-15$	—	16.25	—	ns
$t_{PLPH}$	27	PSEN pulse width	$1.5\ t_{CLCL}-15$	—	78.75	—	ns
$t_{PLIV}$	27	PSEN low to valid instruction in	—	$1.5\ t_{CLCL}-55$	—	38.75	ns
$t_{PXIX}$	27	Input instruction hold after PSEN	0	—	0	—	ns
$t_{PXIZ}$	27	Input instruction float after PSEN	—	$0.5\ t_{CLCL}-10$	—	21.25	ns
$t_{AVIV}$	27	Address to valid instruction in	—	$2.5\ t_{CLCL}-50$	—	101.25	ns
$t_{PLAZ}$	27	PSEN low to address float	—	10	—	10	ns
<b>Data Memory</b>							
$t_{RLRH}$	28	RD pulse width	$3\ t_{CLCL}-25$	—	162.5	—	ns
$t_{WLWH}$	29	WR pulse width	$3\ t_{CLCL}-25$	—	162.5	—	ns
$t_{RLDV}$	28	RD low to valid data in	—	$2.5\ t_{CLCL}-50$	—	106.25	ns
$t_{RHDX}$	28	Data hold after RD	0	—	0	—	ns
$t_{RHDZ}$	28	Data float after RD	—	$t_{CLCL}-20$	—	42.5	ns
$t_{LLDV}$	28	ALE low to valid data in	—	$4\ t_{CLCL}-55$	—	195	ns
$t_{AVDV}$	28	Address to valid data in	—	$4.5\ t_{CLCL}-50$	—	231.25	ns
$t_{LLWL}$	28, 29	ALE low to RD or WR low	$1.5\ t_{CLCL}-20$	$1.5\ t_{CLCL}+20$	73.75	113.75	ns
$t_{AVWL}$	28, 29	Address valid to WR low or RD low	$2\ t_{CLCL}-20$	—	105	—	ns
$t_{QVWX}$	29	Data valid to WR transition	$0.5\ t_{CLCL}-30$	—	1.25	—	ns
$t_{WHQX}$	29	Data hold after WR	$0.5\ t_{CLCL}-20$	—	11.25	—	ns
$t_{QVWH}$	29	Data valid to WR high	$3.5\ t_{CLCL}-10$	—	208.75	—	ns
$t_{RLAZ}$	28	RD low to address float	—	0	—	0	ns
$t_{WHLH}$	28, 29	RD or WR high to ALE high	$0.5\ t_{CLCL}-15$	$0.5\ t_{CLCL}+15$	16.25	46.25	ns
<b>External Clock</b>							
$t_{CHCX}$	31	High time	$0.4\ t_{CLCL}$	$t_{CLCL}-t_{CLCX}$	—	—	ns
$t_{CLCX}$	31	Low time	$0.4\ t_{CLCL}$	$t_{CLCL}-t_{CHCX}$	—	—	ns
$t_{CLCH}$	31	Rise time	—	5	—	—	ns
$t_{CHCL}$	31	Fall time	—	5	—	—	ns
<b>Shift register</b>							
$t_{XLXL}$	30	Serial port clock cycle time	$6\ t_{CLCL}$	—	375	—	ns
$t_{QVXH}$	30	Output data setup to clock rising edge	$5\ t_{CLCL}-25$	—	287.5	—	ns
$t_{XHGX}$	30	Output data hold after clock rising edge	$t_{CLCL}-15$	—	47.5	—	ns
$t_{XHDX}$	30	Input data hold after clock rising edge	0	—	0	—	ns
$t_{XHDX}$	30	Clock rising edge to input data valid	—	$5\ t_{CLCL}-133$	—	179.5	ns

### NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
- Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- Parts are guaranteed by design to operate down to 0 Hz.
- Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2




Figure 29. External Data Memory Write Cycle




Figure 30. Shift Register Mode Timing




Figure 31. External Clock Drive



80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2




Figure 32. AC Testing Input/Output




Figure 33. Float Waveform




Figure 34.  $I_{CC}$  vs. FREQ for 12-clock operation  
Valid only within frequency specifications of the specified operating voltage

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## EPROM CHARACTERISTICS

The OTP devices described in this data sheet can be programmed by using a modified Improved Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for  $V_{PP}$  (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 40 and 41. Figure 42 shows the circuit configuration for normal program memory verification.

## Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 40. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 40. The code byte to be programmed into that location is applied to port 0. RST,  $\overline{PSEN}$  and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 41.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot.

## Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 42. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

## Reading the Signature bytes

The signature bytes are read by the same procedure as a normal verification of locations 030h and 031h, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:  
(030h) = 15h; indicates manufacturer (Philips)  
(031h) = 92h/97h/BBh/BDh; indicates P87C51X2/52X2/54X2/58X2.

## Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

## Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{EA}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

## Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

™Trademark phrase of Intel Corporation.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## MASK ROM DEVICES

### Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 11) is programmed, MOV C instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{EA}$  is latched on Reset and all further programming

of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

### Encryption Array

64 bytes (87C51), or 32 bytes (87C52/4) of encryption array are initially unprogrammed (all 1s).

**Table 11. Program Security Bits**

PROGRAM LOCK BITS <sup>1, 2</sup>			PROTECTION DESCRIPTION
	SB1	SB2	
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	MOV C instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on Reset, and further programming of the EPROM is disabled.

#### NOTES:

1. P – programmed. U – unprogrammed.
2. Any other combination of the security bits is not defined.

### 80C51X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C51X2, the following must be specified:

1. 4 kbyte user ROM data
2. 64 byte ROM encryption key
3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 0FFFFH	DATA	7:0	User ROM Data
1000H to 103FH	KEY	7:0	ROM Encryption Key
1040H	SEC	0	ROM Security Bit 1
1040H	SEC	1	ROM Security Bit 2

**Security Bit 1:** When programmed, this bit has two effects on masked ROM parts:

1. External MOV C is disabled, and
2.  $\overline{EA}$  is latched on Reset.

**Security Bit 2:** When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:    ☐ Enabled        ☐ Disabled

Security Bit #2:    ☐ Enabled        ☐ Disabled

Encryption:        ☐ No                ☐ Yes    If Yes, must send key file.

### 80C52X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C52X2, the following must be specified:

1. 8 kbyte user ROM data
2. 64 byte ROM encryption key
3. ROM security bits.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

### 80C58X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C58X2, the following must be specified:

1. 32 kbyte user ROM data
2. 64 byte ROM encryption key
3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 803FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

**Security Bit 1:** When programmed, this bit has two effects on masked ROM parts:

1. External MOV<sub>C</sub> is disabled, and
2.  $\overline{EA}$  is latched on Reset.

**Security Bit 2:** When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:    ☐ Enabled        ☐ Disabled

Security Bit #2:    ☐ Enabled        ☐ Disabled

Encryption:        ☐ No                ☐ Yes    If Yes, must send key file.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm

SOT389-1

