

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c32x2ba-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# P80C3xX2; P80C5xX2; P87C5xX2

## PART NUMBER DERIVATION


Memory			Temperature Range	Package
P87C51X2 7 = OTP 0 = ROM or ROMless	1 = 128 BYTES RAM 4 KBYTES ROM/OTP 2 = 256 BYTES RAM 8 KBYTES ROM/OTP 4 = 256 BYTES RAM 16 KBYTES ROM/OTP 8 = 256 BYTES RAM	X2 = 6-clock mode available	B = 0 °C TO +70 °C F = -40 °C TO +85 °C	A = PLCC N = DIP BD = LQFP DH = TSSOP
	32 KBYTES ROM/OTP			

The following table illustrates the correlation between operating mode, power supply and maximum external clock frequency:

Operating Mode	Power Supply	Maximum Clock Frequency
6-clock	5 V ± 10%	30 MHz
6-clock	2.7 V to 5.5 V	16 MHz
12-clock	5 V ± 10%	33 MHz
12-clock	2.7 V to 5.5 V	16 MHz


# P80C3xX2; P80C5xX2; P87C5xX2

## **BLOCK DIAGRAM 1**



# P80C3xX2; P80C5xX2; P87C5xX2


## LOGIC SYMBOL



NOTE:

1. INT0/P3.2 and T1/P3.5 are absent in the TSSOP38 package.

## PLASTIC DUAL IN-LINE PACKAGE PIN CONFIGURATIONS



# P80C3xX2; P80C5xX2; P87C5xX2

## **PIN DESCRIPTIONS**

		PIN N	UMBER				
MNEMONIC	DIP	PLCC	LQFP	TSSOP	TYPE	NAME AND FUNCTION	
V <sub>SS</sub>	20	22	16	9	I	Ground: 0 V reference.	
V <sub>CC</sub>	40	44	38	29	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.	
P0.0-0.7	39–32	43–36	37–30	28–21	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.	
P1.0-P1.7	1–8	2–9	40–44, 1–3	30–37	I/O	<b>Port 1</b> : Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include:	
	1	2	40	30	I/O	<b>T2 (P1.0):</b> Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)	
	2	3	41	31	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control	
P2.0-P2.7	21–28	24–31	18–25	10–17	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ PTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.	
P3.0–P3.7	10–17	11, 13–19	5, 7–13	1–6	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:	
	10	11	5	1	1	RxD (P3.0): Serial input port	
	11	13	7	2	0	TxD (P3.1): Serial output port	
	12	14	8		I	INT0 (P3.2): External interrupt <sup>1</sup>	
	13	15	9	3	I	INT1 (P3.3): External interrupt	
	14	16	10	4	I	T0 (P3.4): Timer 0 external input	
	15	17	11		1	T1 (P3.5): Timer 1 external input <sup>1</sup>	
	16	18	12	5	0	WR (P3.6): External data memory write strobe	
	17	19	13	6	0	RD (P3.7): External data memory read strobe	
RST	9	10	4	38	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .	
ALE/PROG	30	33	27	19	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (12-clock Mode) or 1/3 (6-clock Mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.	

# P80C3xX2; P80C5xX2; P87C5xX2

	PIN NUMBER					
MNEMONIC	DIP	PLCC	LQFP	TSSOP	TYPE	NAME AND FUNCTION
PSEN	29	32	26	18	0	<b>Program Store Enable:</b> The read strobe to external program memory. When the device is executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	20	I	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH/1FFFH/3FFFH/1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than the on-chip ROM/OTP. This pin also receives the 12.75 V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	8	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	7	0	Crystal 2: Output from the inverting oscillator amplifier.

## NOTES:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC}$  + 0.5 V or  $V_{SS}$  – 0.5 V, respectively. 1. Absent in the TSSOP38 package.

# P80C3xX2; P80C5xX2; P87C5xX2

## **OSCILLATOR CHARACTERISTICS**

### Using the oscillator

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. However, minimum and maximum high and low times specified in the data sheet must be observed.

### **Clock Control Register (CKCON)**

This device provides control of the 6-clock/12-clock mode by both an SFR bit (bit X2 in register CKCON and an OTP bit (bit OX2). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

The OTP clock control bit (OX2) activates the 6-clock mode when programmed using a parallel programmer, superceding the X2 bit (CKCON.0). Please also see Table 2 below.

### Table 2.

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	Х	6-clock mode

### Programmable Clock-Out

A 50% duty cycle clock can be programmed to be output on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

1. to input the external clock for Timer/Counter 2, or

 to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit  $C/T_2$  (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

```
\frac{\text{Oscillator Frequency}}{n \times (65536 - \text{RCAP2H}, \text{RCAP2L})}
```

Where:

n = 2 in 6-clock mode, 4 in 12-clock mode. (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock

generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

### RESET

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods in 12-clock and 12 oscillator periods in 6-clock mode), while the oscillator is running. To insure a reliable power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. After the reset, the part runs in 12-clock mode, unless it has been set to 6-clock operation using a parallel programmer.

## LOW POWER MODES

### Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

### **Idle Mode**

In idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V<sub>CC</sub> to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0: Disable WUPD = 1: Enable

To properly terminate Power Down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

To terminate Power Down with an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

TMOD Addr	ess = 8	9H								Re	set Value = 00H	
Not I	Bit Addr	essable	;									
			7	6	5	4	3	2	1	0		
			GATE	C/T	M1	MO	GATE	C/T	M1	MO		
										/	]	
				ТІМІ	∽ ER 1			тімі	ER 0			
BIT TMOD.3, TMOD.7 TMOD.2/ TMOD.6	GAT	_	"TRn" contro	ol pin is unter Se	set. whe elector c	en cleare leared f	ed Timer ' or Timer o	"n" is ena	bled whe	never "TR	in is high and n" control bit is set. system clock.)	
	M1	MO	OPERATING	3								
	0	0	8048 Timer:	"TLn" s	erves a	s 5-bit p	rescaler.					
	0	1	16-bit Timer	Counte	er: "THn'	and "Tl	n" are ca	scaded;	there is n	o prescale	ır.	
	1 0 8-bit auto-reload Timer/Counter: "THn" holds a value which is to be reloaded into "TLn" each time it overflows.									ded		
	1	1				bit Timer/Counter controlled by the standard Timer 0 control bits. only controlled by Timer 1 control bits.						
	1	1	(Timer 1) Tir	ner/Cou	unter 1 s	topped.						
											SU01580	

Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register




Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter

## P80C3xX2; P80C5xX2; P87C5xX2

shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 or Timer 2 overflow rate.

Figure 15 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.: 1. R1 = 0, and

2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time,

whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

#### More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 (12-clock mode) or 1/16 or 1/32 the oscillator frequency (6-clock mode) the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figures 16 and 17 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SUBF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

1. RI = 0, and

2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.




Figure 14. Serial Port Mode 0




Figure 17. Serial Port Mode 3

## P80C3xX2; P80C5xX2; P87C5xX2

### Enhanced UART operation

In addition to the standard operation modes, the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 18). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 19.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 20.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 000	0
	SADEN	=	<u>1111 110</u>	1
	Given	=	1100 00>	(0)

Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

# P80C3xX2; P80C5xX2; P87C5xX2

		7	6	5	4	3	2	1	0	
		SM0/FE	SM1	SM2	REN	TB8	RB8	ТІ	RI	]
	(S	MOD0 =	0/1)*	-						-
Symbol	Positi	on	Function	ı						
FE	SCON	.7	cleared b		ames but sho					ected. The FE bit is not ust be set to enable
SM0	SCON	.7	Serial Po	rt Mode E	Bit 0, (SMOD	0 must = 0 to	access bit	SM0)		
SM1	SCON	.6	Serial Po	rt Mode E	Bit 1					
			SM0	SM1	Mode	Description	Bau	d Rate**		
			0	0	0	shift register	fosc	/12 (12-clk r	mode) or f <sub>O</sub>	<sub>SC</sub> /6 (6-clk mode)
			0	1	1	8-bit UART	varia			
			1	0	2	9-bit UART	fosc	/32 (12-cloc		16 (6-clock mode) or
			1	1	3	9-bit UART	varia	ble		
SM2	SCON	.5	unless th Broadcas	e receive st Address	d 9th data bit s. In Mode 1,	(RB8) is 1, ir if SM2 = 1 th	ndicating a en RI will r	n address, a lot be activa	and the rece ated unless	1 then RI will not be set eived byte is a Given or a valid stop bit was SM2 should be 0.
REN	SCON	.4	Enables	serial rece	eption. Set by	/ software to	enable rec	eption. Clea	ar by softwa	re to disable reception.
TB8	SCON	.3	The 9th o	data bit the	at will be trar	smitted in Mo	des 2 and	3. Set or cl	ear by softw	vare as desired.
RB8	SCON	.2	was rece	ived.	the 9th data not used.	bit that was re	eceived. In	Mode 1, if	SM2 = 0, R	B8 is the stop bit that
TI	SCON	.1				ardware at th in any serial				0, or at the beginning of software.
RI	SCON	.0		me in the						), or halfway through the st be cleared by
					other modes	s, in any seria	l reception	(except see	e SM2). Mu	st be cleared by

Figure 18. SCON: Serial Port Control Register




Figure 19. UART Framing Error Detection




Figure 20. UART Multiprocessor Communication, Automatic Address Recognition

# P80C3xX2; P80C5xX2; P87C5xX2

## **Interrupt Priority Structure**




Figure 21. Interrupt Sources

### Interrupts

The devices described in this data sheet provide six interrupt sources. These are shown in Figure 21. The External Interrupts INTO and INT1 can each be either level-activated or transition-activated, depending on bits ITO and IT1 in Register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except see Timer 0 in Mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (Figure 22). IE also contains a global disable bit,  $\overline{EA}$ , which disables all interrupts at once.

### **Priority Level Structure**

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing bits in Special Function Registers IP (Figure 23) and IPH (Figure 24). A lower-priority interrupt can itself be interrupted by a higher-priority interrupt, but not by another interrupt of the same level. A high-priority level 3 interrupt can't be interrupted by any other interrupt source.

If two request of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as follows:

#### Source

#### Priority Within Level (highest)

1. IE0 (External Int 0)

- 2. TF0 (Timer 0)
- 3. IE1 (External Int 1)
- 4. TF1 (Timer 1)
- 5. RI+TI (UART)
  6. TF2, EXF2 (Timer 2)

(lowest)

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

The IP and IPH registers contain a number of unimplemented bits. User software should not write 1s to these positions, since they may be used in other 80C51 Family products.

### How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority level is already in progress.
- 2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any write to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

P87C5xX2

P80C3xX2; P80C5xX2;

## 80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

IE	Address = 0A8H								R	eset Value = 0X000000B
	Bit Addressable	7	6	5	4	3	2	1	0	_
		EA		ET2	ES	ET1	EX1	ET0	EX0	
	_		Bit = 1 en: Bit = 0 dis	ables the i ables it.	nterrupt.					
в	SIT SYMBOL	FUNC	TION							
IE	E.7 EA					rrupts are earing its e			each inte	rrupt can be individually
IE IE	E.6 —	Not im	plemente	d. Reserve	ed for futu	ire use.				
IE	E.5 ET2	Timer	2 interrup	t enable b	it.					
IE	E.4 ES	Serial	Port inter	rupt enabl	e bit.					
IE IE	E.3 ET1	Timer	1 interrup	t enable b	it.					
IE IE	E.2 EX1	Extern	al interru	ot 1 enable	e bit.					
IE IE	E.1 ET0	Timer	0 interrup	t enable b	it.					
IE IE	E.0 EX0	Extern	al interrup	ot 0 enable	e bit.					
										SU01522




IP	Address = 0B8H Bit Addressable								Re	eset Value = xx000000B
	Dit Auuressable	7	6	5	4	3	2	1	0	
	[	_	_	PT2	PS	PT1	PX1	PT0	PX0	]
		Priority E	Bit = 0 ass	signs high signs lowe	er priority r priority					
	BIT SYMBOL									
	IP.7 —	Not im	plemente	d, reserve	d for futur	e use.				
	IP.6 —	Not im	plemente	d, reserve	d for futur	e use.				
	IP.5 PT2	Timer 2	2 interrup	t priority b	it.					
	IP.4 PS	Serial I	Port interi	upt priorit	y bit.					
	IP.3 PT1			t priority b						
	IP.2 PX1			ot 1 priorit						
	IP.1 PT0			t priority b						
	IP.0 PX0			ot 0 priorit					SU01523	

Figure 23. Interrupt Priority (IP) Register
---

IPH	Addres	ss = B7H								Res	set Value = xx000000B
	Bit Add	dressable	7	6	5	4	3	2	1	0	
			_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	
		L			signs high signs lowe						
	BIT	SYMBOL	FUNC	TION							
	IPH.7	_	Not im	plemente	d, reserve	d for futur	e use.				
	IPH.6	_	Not im	Not implemented, reserved for future use.							
	IPH.5	PT2H	Timer	Timer 2 interrupt priority bit high.							
	IPH.4	PSH	Serial	Port inter	upt priorit	y bit high.					
	IPH.3	PT1H	Timer	1 interrup	t priority b	it high.					
IPH.2 PX1H External interrupt 1 priority bit high.											
	IPH.1	PT0H	Timer	0 interrup	t priority b	it high.					
	IPH.0	PX0H	Extern	al interrup	ot 0 priority	/ bit high.				SU015	524

Figure 24. Interrupt Priority HIGH (IPH) Register

# P80C3xX2; P80C5xX2; P87C5xX2



#### Figure 25. Interrupt Response Timing Diagram

The polling cycle/LCALL sequence is illustrated in Figure 25.

Note that if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 25, then in accordance with the above rules it will be vectored to during C5 and C6, without any instruction of the lower priority routine having been executed.

Thus the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the Serial Port flag. This has to be done in the user's software. It clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The

hardware-generated LCALL pushes the contents of the Program Counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown in Table 8.

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress, making future interrupts impossible.

#### **External Interrupts**

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the  $\overline{INTx}$  pin. If ITx = 1, external interrupt x is edge triggered. In this mode if successive samples of the  $\overline{INTx}$  pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one cycle, and then hold it low for at least one cycle. This is done to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

#### **Response Time**

The INTO and INT1 levels are inverted and latched into IEO and IE1 at S5P2 of every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles. Thus, a minimum of three complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 25 shows interrupt response timings.

A longer response time would result if the request is blocked by one of the 3 previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more the 3 cycles, since the longest instructions (MUL and DIV) are only 4 cycles long, and if the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction if the instruction is MUL or DIV).

Thus, in a single-interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

As previously mentioned, the derivatives described in this data sheet have a four-level interrupt structure. The corresponding registers are IE, IP and IPH. (See Figures 22, 23, and 24.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

# P80C3xX2; P80C5xX2; P87C5xX2

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V ±10% OPERATION)

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$  ;  $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V^{1,2,3,4}$ 

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN MAX		
1/t <sub>CLCL</sub>	31	Oscillator frequency	0	33	-	-	MHz
LHLL	27	ALE pulse width	2 t <sub>CLCL</sub> -8	-	117	-	ns
AVLL	27	Address valid to ALE low	t <sub>CLCL</sub> –13	-	49.5	-	ns
LLAX	27	Address hold after ALE low	t <sub>CLCL</sub> –20	-	42.5	-	ns
t <sub>LLIV</sub>	27	ALE low to valid instruction in	-	4 t <sub>CLCL</sub> –35	-	215	ns
LLPL	27	ALE low to PSEN low	t <sub>CLCL</sub> –10	-	52.5	-	ns
<sup>t</sup> PLPH	27	PSEN pulse width	3 t <sub>CLCL</sub> –10	-	177.5	-	ns
PLIV	27	PSEN low to valid instruction in	-	3 t <sub>CLCL</sub> –35	-	152.5	ns
t <sub>PXIX</sub>	27	Input instruction hold after PSEN	0	-	0	-	ns
PXIZ	27	Input instruction float after PSEN	-	t <sub>CLCL</sub> -10	-	52.5	ns
t <sub>aviv</sub>	27	Address to valid instruction in	-	5 t <sub>CLCL</sub> –35	-	277.5	ns
<sup>t</sup> PLAZ	27	PSEN low to address float	_	10	-	10	ns
Data Men	nory		•	•			
t <sub>RLRH</sub>	28	RD pulse width	6 t <sub>CLCL</sub> –20	-	355	-	ns
t <sub>WLWH</sub>	29	WR pulse width	6 t <sub>CLCL</sub> –20	_	355	-	ns
RLDV	28	RD low to valid data in	-	5 t <sub>CLCL</sub> –35	-	277.5	ns
RHDX	28	Data hold after RD	0	-	0	-	ns
RHDZ	28	Data float after RD	_	2 t <sub>CLCL</sub> –10	-	115	ns
LLDV	28	ALE low to valid data in	_	8 t <sub>CLCL</sub> –35	-	465	ns
t <sub>avdv</sub>	28	Address to valid data in	-	9 t <sub>CLCL</sub> –35	-	527.5	ns
tLLWL	28, 29	ALE low to RD or WR low	3 t <sub>CLCL</sub> –15	3 t <sub>CLCL</sub> +15	172.5	202.5	ns
t <sub>AVWL</sub>	28, 29	Address valid to WR low or RD low	4 t <sub>CLCL</sub> –15	-	235	-	ns
t <sub>QVWX</sub>	29	Data valid to WR transition	t <sub>CLCL</sub> –25	_	37.5	-	ns
t <sub>WHQX</sub>	29	Data hold after WR	t <sub>CLCL</sub> –15	-	47.5	-	ns
t <sub>QVWH</sub>	29	Data valid to WR high	7 t <sub>CLCL</sub> –5	-	432.5	-	ns
t <sub>RLAZ</sub>	28	RD low to address float	-	0	-	0	ns
twhlh	28, 29	RD or WR high to ALE high	t <sub>CLCL</sub> –10	t <sub>CLCL</sub> +10	52.5	72.5	ns
External	Clock	1	•	•	-	I	
t <sub>CHCX</sub>	31	High time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>	-	-	ns
tCLCX	31	Low time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>	-	-	ns
<sup>t</sup> сlсн	31	Rise time	-	5	-	_	ns
<sup>t</sup> CHCL	31	Fall time	_	5	-	-	ns
Shift regi	ster	1		•	-	I	
t <sub>XLXL</sub>	30	Serial port clock cycle time	12 t <sub>CLCL</sub>	-	750	-	ns
t <sub>qvxh</sub>	30	Output data setup to clock rising edge	10 t <sub>CLCL</sub> –25	-	600	-	ns
t <sub>XHQX</sub>	30	Output data hold after clock rising edge	2 t <sub>CLCL</sub> –15	_	110	_	ns
t <sub>XHDX</sub>	30	Input data hold after clock rising edge	0	_	0	_	ns
t <sub>XHDV</sub>	30	Clock rising edge to input data valid	-	10 t <sub>CLCL</sub> –133	-	492	ns

#### NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

\*/"

## 80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

/\* ## as31 version V2.10 / \*js\* / ## ## source file: idd\_ljmp1.asm list file: idd\_ljmp1.lst created Fri Apr 20 15:51:40 2001 # AUXR equ 08Eh # CKCON equ 08Fh # # # org 0 # # LJMP\_LABEL: AUXR,#001h ; turn off ALE LJMP\_LABEL ; jump to end of address space MOV # # LJMP NOP # # # org Offfdh # # LJMP\_LABEL:

SU01499

Figure 35. Source code used in measuring  $I_{\text{DD}}$  operational

P87C5xX2

P80C3xX2; P80C5xX2;

## ## ## #0000 #0000 #0000 0000 /75;/8E;/01; 0003 /02;/FF;/FD; 0005 /00; #FFFD # FFFD /02;/FD;FF; # LJMP LJMP\_LABEL # ; NOP # #

## P80C3xX2; P80C5xX2; P87C5xX2

Product data

MASK ROM DEVICES

### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 11) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{EA}$  is latched on Reset and all further programming

of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

### **Encryption Array**

64 bytes (87C51), or 32 bytes (87C52/4) of encryption array are initially unprogrammed (all 1s).

### Table 11. Program Security Bits

PROGRAM LOCK BITS <sup>1, 2</sup>		BITS <sup>1, 2</sup>						
SB1 SB2		SB2	PROTECTION DESCRIPTION					
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)					
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.					
NOTES.								

NOTES:

1. P – programmed. U – unprogrammed.

2. Any other combination of the security bits is not defined.

### 80C51X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C51X2, the following must be specified:

- 1. 4 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 0FFFH	DATA	7:0	User ROM Data
1000H to 103FH	KEY	7:0	ROM Encryption Key
1040H	SEC	0	ROM Security Bit 1
1040H	SEC	1	ROM Security Bit 2

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	□ Disabled
Security Bit #2:	□ Enabled	□ Disabled
Encryption:	🗆 No	$\hfill\square$ Yes If Yes, must send key file.

#### 80C52X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C52X2, the following must be specified:

- 1. 8 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

# 80C58X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C58X2, the following must be specified:

- 1. 32 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 803FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2.  $\overline{EA}$  is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	□ Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	