

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-DIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c32x2fn-112

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

PIN DESCRIPTIONS

		PIN N	UMBER				
MNEMONIC	DIP	PLCC	LQFP	TSSOP	TYPE	NAME AND FUNCTION	
V _{SS}	20	22	16	9	I	Ground: 0 V reference.	
V _{CC}	40	44	38	29	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.	
P0.0-0.7	39–32	43–36	37–30	28–21	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.	
P1.0-P1.7	1–8	2–9	40–44, 1–3	30–37	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins thave 1s written to them are pulled high by the internal pull-ups and can be used inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 areceives the low-order address byte during program memory verification. Alternation functions for Port 1 include:	
	1	2	40	30	I/O	T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)	
	2	3	41	31	1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control	
P2.0-P2.7	21–28	24–31	18–25	10–17	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.	
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1–6	I/O	Port 3 : Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:	
	10	11	5	1	ı	RxD (P3.0): Serial input port	
	11	13	7	2	0	TxD (P3.1): Serial output port	
	12	14	8		ı	ĪNTŌ (P3.2): External interrupt ¹	
	13	15	9	3	ı	INT1 (P3.3): External interrupt	
	14	16	10	4	ı	T0 (P3.4): Timer 0 external input	
	15	17	11		ı	T1 (P3.5): Timer 1 external input ¹	
	16	18	12	5	0	WR (P3.6): External data memory write strobe	
	17	19	13	6	0	RD (P3.7): External data memory read strobe	
RST	9	10	4	38	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .	
ALE/PROG	30	33	27	19	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (12-clock Mode) or 1/3 (6-clock Mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.	

 $80C51\ 8\text{-bit}$ microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

		PIN N	JMBER			
MNEMONIC	DIP	PLCC	LQFP	TSSOP	TYPE	NAME AND FUNCTION
PSEN	29	32	26	18	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	20	I	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH/1FFFH/3FFFH/7FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than the on-chip ROM/OTP. This pin also receives the 12.75 V programming supply voltage (VPP) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	8	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	7	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTES:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} – 0.5 V, respectively. 1. Absent in the TSSOP38 package.

2003 Jan 24 11

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

OSCILLATOR CHARACTERISTICS

Using the oscillator

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. However, minimum and maximum high and low times specified in the data sheet must be observed.

Clock Control Register (CKCON)

This device provides control of the 6-clock/12-clock mode by both an SFR bit (bit X2 in register CKCON and an OTP bit (bit OX2). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

The OTP clock control bit (OX2) activates the 6-clock mode when programmed using a parallel programmer, superceding the X2 bit (CKCON.0). Please also see Table 2 below.

Table 2.

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode	
erased	0	12-clock mode (default)	
erased	1	6-clock mode	
programmed	Х	6-clock mode	

Programmable Clock-Out

A 50% duty cycle clock can be programmed to be output on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{\text{n} \times (65536-\text{RCAP2H}, \text{RCAP2L})}$

Where:

n = 2 in 6-clock mode, 4 in 12-clock mode.

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock

generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

RESET

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods in 12-clock and 12 oscillator periods in 6-clock mode), while the oscillator is running. To insure a reliable power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. After the reset, the part runs in 12-clock mode, unless it has been set to 6-clock operation using a parallel programmer.

LOW POWER MODES

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0: Disable WUPD = 1: Enable

To properly terminate Power Down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

To terminate Power Down with an external interrupt, INTO or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 3. Timer/Counter 0/1 Control (TCON) Register




Figure 4. Timer/Counter 0/1 Mode 2: 8-Bit Auto-Reload

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

Table 4. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)

	ddress = t Address							ŀ	Reset Value	= 00H
		7	6	5	4	3	2	1	0	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Positi	on Na	me and Sig	nificance						
TF2	T2CO		ner 2 overflo			overflow and	d must be c	leared by so	oftware. TF2	will not be set
EXF2	T2CO	EX inte	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	T2CO		ceive clock f modes 1 and							r its receive clock
TCLK	T2CO		ansmit clock modes 1 and							or its transmit clocl ck.
EXEN2	T2CO	tra	ner 2 externa nsition on T2 ore events a	EX if Timer	g. When se	t, allows a ca	apture or re lock the se	load to occurial port. EX	ur as a result EN2 = 0 cau	of a negative ses Timer 2 to
TR2	T2CO	N.2 Sta	art/stop contr	ol for Timer	2. A logic 1	starts the tir	mer.			
C/T2	T2CO	N.1 Tin		nternal time	r (OSĆ/12 ir	n 12-clock m falling edge t		C/6 in 6-cloc	ck mode)	
CP/RL2	T2CO	cle EX	ared, auto-re	eloads will onen either R	ccur either	with Timer 2	overflows	or negative	transitions a	EXEN2 = 1. When T2EX when ced to auto-reload

Figure 6. Timer/Counter 2 (T2CON) Control Register

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 7. Timer 2 in Capture Mode

T2MOD	Address = 0	СЭН						Reset va	lue = XXXX XX00E
	Not Bit Addre	essable							
	7	6	5	4	3	2	1	0	
	_		_	_	_	_	T2OE	DCEN	
Symbol	Position		Function Not implemen	nted, reserve	ed for future	use.*			
T2OE	T2MOD.1		Гimer 2 Outp	•					
DCEN	T2MOD.0		Down Count counter.	Enable bit. \	When set, th	is allows Tir	mer 2 to be	configured a	as an up/down
	ase, the reset or								oke new features. n a reserved bit is

Figure 8. Timer 2 Mode (T2MOD) Control Register

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 11. Timer 2 in Baud Rate Generator Mode

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 11 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/6 the oscillator frequency in 6-clock mode or 1/12 the oscillator frequency in 12-clock mode). As a baud rate generator, it increments at the oscillator frequency in 6-clock mode or at 1/2 the oscillator frequency in 12-clock mode. Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency
[n × [65536 – (RCAP2H, RCAP2L)]]

Where:

n = 16 in 6-clock mode, 32 in 12-clock mode.

(RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 11 is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 5 shows commonly used baud rates and how they can be obtained from Timer 2.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 14. Serial Port Mode 0

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 17. Serial Port Mode 3

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

	lress = 98H Addressable								Reset Value = 0000 0000E
	7	6	5	4	3	2	1	0	
	SMC	/FE SM1	SM2	REN	TB8	RB8	TI	RI	
	(SMO	D0 = 0/1)*	•	'					
Symbol	Position	Function	on						
FE	SCON.7	cleared		ames but sho					etected. The FE bit is not must be set to enable
SM0	SCON.7	Serial F	ort Mode I	Bit 0, (SMOD	0 must = 0 to	access bit	SM0)		
SM1	SCON.6	Serial F	ort Mode I	Bit 1			,		
		SM0	SM1	Mode	Description	Bau	d Rate**		
		0	0 1	0 1	shift register 8-bit UART	f _{OSC}	,	mode) or	f _{OSC} /6 (6-clk mode)
		1	0	2	9-bit UART	fosc			_{SC} /16 (6-clock mode) or
		1	1	3	9-bit UART	varia	ble	,	
SM2	SCON.5	unless t Broadc	he receive ast Addres	d 9th data bi s. In Mode 1	t (RB8) is 1, ir , if SM2 = 1 th	dicating a en RI will r	n address, a not be activa	and the reated unles	2 = 1 then RI will not be set eceived byte is a Given or ss a valid stop bit was 0, SM2 should be 0.
REN	SCON.4	Enables	s serial rec	eption. Set b	y software to	enable rec	eption. Clea	r by soft	ware to disable reception.
TB8	SCON.3	The 9th	data bit th	at will be trai	nsmitted in Mo	des 2 and	3. Set or cl	ear by so	oftware as desired.
RB8	SCON.2	was red			bit that was re	eceived. In	Mode 1, if	SM2 = 0,	RB8 is the stop bit that
TI	SCON.1				nardware at th , in any serial t				de 0, or at the beginning of by software.
RI	SCON.0		time in the						e 0, or halfway through the Must be cleared by
TES: MOD0 is locate asc = oscillator									SU0162

Figure 18. SCON: Serial Port Control Register

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0$ °C to +70 °C or -40 °C to +85 °C : $V_{CC} = 2.7$ V to 5.5 V. $V_{SS} = 0$ V^{1,2,3,4}

Symbol	Figure	Parameter	Limits		16 MHz	Clock	Unit
			MIN	MAX	MIN	MAX	٦
1/t _{CLCL}	31	Oscillator frequency	0	16	_	_	MHz
t _{LHLL}	27	ALE pulse width	2t _{CLCL} -10	_	115	_	ns
t _{AVLL}	27	Address valid to ALE low	t _{CLCL} -15	_	47.5	-	ns
t _{LLAX}	27	Address hold after ALE low	t _{CLCL} –25	-	37.5	_	ns
t _{LLIV}	27	ALE low to valid instruction in	-	4 t _{CLCL} -55	_	195	ns
t _{LLPL}	27	ALE low to PSEN low	t _{CLCL} -15	-	47.5	_	ns
t _{PLPH}	27	PSEN pulse width	3 t _{CLCL} -15	_	172.5	_	ns
t _{PLIV}	27	PSEN low to valid instruction in	-	3 t _{CLCL} -55	-	132.5	ns
t _{PXIX}	27	Input instruction hold after PSEN	0	-	0	_	ns
t _{PXIZ}	27	Input instruction float after PSEN	_	t _{CLCL} -10	_	52.5	ns
t _{AVIV}	27	Address to valid instruction in	_	5 t _{CLCL} -50	_	262.5	ns
t _{PLAZ}	27	PSEN low to address float	_	10	_	10	ns
Data Men	nory						
t _{RLRH}	28	RD pulse width	6 t _{CLCL} -25	T_	350	_	ns
t _{WLWH}	29	WR pulse width	6 t _{CLCL} -25	1_	350	_	ns
RLDV	28	RD low to valid data in	-	5 t _{CLCL} -50	1_	262.5	ns
t _{RHDX}	28	Data hold after RD	0	-	0	_	ns
t _{RHDZ}	28	Data float after RD	_	2 t _{CLCL} -20	_	105	ns
t _{LLDV}	28	ALE low to valid data in	_	8 t _{CLCL} –55	1_	445	ns
t _{AVDV}	28	Address to valid data in	_	9 t _{CLCL} -50	-	512.5	ns
t _{LLWL}	28, 29	ALE low to RD or WR low	3 t _{CLCL} -20	3 t _{CLCL} +20	167.5	207.5	ns
t _{AVWL}	28, 29	Address valid to WR low or RD low	4 t _{CLCL} -20	-	230	_	ns
t _{QVWX}	29	Data valid to WR transition	t _{CLCL} –30	_	32.5	_	ns
t _{WHQX}	29	Data hold after WR	t _{CLCL} –20	_	42.5	_	ns
t _{QVWH}	29	Data valid to WR high	7 t _{CLCL} –10	_	427.5	_	ns
t _{RLAZ}	28	RD low to address float	-	0	_	0	ns
t _{WHLH}	28, 29	RD or WR high to ALE high	t _{CLCL} –15	t _{CLCL} +15	47.5	77.5	ns
External (in a community of the c	T-OLOL 15	T-CLCL - 1-5	1	1111	
tchcx	31	High time	0.32 t _{CLCL}	t _{CLCL} - t _{CLCX}	Ī-	_	ns
CLCX	31	Low time	0.32 t _{CLCL}	t _{CLCL} - t _{CHCX}	-	_	ns
t _{CLCH}	31	Rise time	-	5	-	_	ns
CHCL	31	Fall time	_	5	1_	_	ns
Shift regi		1 20 2002		1 -	1		
t _{XLXL}	30	Serial port clock cycle time	12 t _{CLCL}	T_	750	1_	ns
t _{QVXH}	30	Output data setup to clock rising edge	10 t _{CLCL} –25		600	_	ns
t _{XHQX}	30	Output data hold after clock rising edge	2 t _{CLCL} -15	_	110	_	ns
t _{XHDX}	30	Input data hold after clock rising edge	0		0	_	ns
t _{XHDV}	30	Clock rising edge to input data valid		10 t _{CLCL} -133	-	492	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF
- 3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0

4. Parts are guaranteed by design to operate down to 0 Hz.

2003 Jan 24 41

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 5 V ±10% OPERATION)

 $T_{amb} = 0 \, ^{\circ}C \text{ to } +70 \, ^{\circ}C \text{ or } -40 \, ^{\circ}C \text{ to } +85 \, ^{\circ}C \text{ ; } V_{CC} = 5 \, \text{V} \pm 10\%, \ V_{SS} = 0 \, \text{V}^{1,2,3,4,5}$

Symbol	Figure	Parameter	Limits		16 MHz	Unit	
			MIN	MAX	MIN	MAX	7
1/t _{CLCL}	31	Oscillator frequency	0	30	-	-	MHz
LHLL	27	ALE pulse width	t _{CLCL} -8	_	54.5	_	ns
t _{AVLL}	27	Address valid to ALE low	0.5 t _{CLCL} -13	_	18.25	_	ns
t _{LLAX}	27	Address hold after ALE low	0.5 t _{CLCL} -20	_	11.25	-	ns
t _{LLIV}	27	ALE low to valid instruction in	_	2 t _{CLCL} -35	_	90	ns
t _{LLPL}	27	ALE low to PSEN low	0.5 t _{CLCL} -10	_	21.25	-	ns
t _{PLPH}	27	PSEN pulse width	1.5 t _{CLCL} -10	_	83.75	-	ns
t _{PLIV}	27	PSEN low to valid instruction in	-	1.5 t _{CLCL} -35	_	58.75	ns
t _{PXIX}	27	Input instruction hold after PSEN	0	_	0	-	ns
t _{PXIZ}	27	Input instruction float after PSEN	_	0.5 t _{CLCL} -10	_	21.25	ns
t _{AVIV}	27	Address to valid instruction in	_	2.5 t _{CLCL} -35	_	121.25	ns
t _{PLAZ}	27	PSEN low to address float	_	10	_	10	ns
Data Men	nory						
t _{RLRH}	28	RD pulse width	3 t _{CLCL} –20	_	167.5	-	ns
t _{WLWH}	29	WR pulse width	3 t _{CLCL} -20	_	167.5	-	ns
t _{RLDV}	28	RD low to valid data in	-	2.5 t _{CLCL} -35	_	121.25	ns
t _{RHDX}	28	Data hold after RD	0	_	0	-	ns
t _{RHDZ}	28	Data float after RD	_	t _{CLCL} -10	-	52.5	ns
t _{LLDV}	28	ALE low to valid data in	_	4 t _{CLCL} -35	_	215	ns
t _{AVDV}	28	Address to valid data in	_	4.5 t _{CLCL} -35	_	246.25	ns
t _{LLWL}	28, 29	ALE low to RD or WR low	1.5 t _{CLCL} -15	1.5 t _{CLCL} +15	78.75	108.75	ns
t _{AVWL}	28, 29	Address valid to WR low or RD low	2 t _{CLCL} -15	_	110	_	ns
t _{QVWX}	29	Data valid to WR transition	0.5 t _{CLCL} -25	_	6.25	-	ns
t _{WHQX}	29	Data hold after WR	0.5 t _{CLCL} -15	_	16.25	-	ns
t _{QVWH}	29	Data valid to WR high	3.5 t _{CLCL} -5	_	213.75	-	ns
t _{RLAZ}	28	RD low to address float	_	0	_	0	ns
twhLH	28, 29	RD or WR high to ALE high	0.5 t _{CLCL} -10	0.5 t _{CLCL} +10	21.25	41.25	ns
External (Clock	-					
t _{CHCX}	31	High time	0.4 t _{CLCL}	t _{CLCL} - t _{CLCX}	_	-	ns
t _{CLCX}	31	Low time	0.4 t _{CLCL}	t _{CLCL} - t _{CHCX}	_	-	ns
t _{CLCH}	31	Rise time	_	5	_	-	ns
tCHCL	31	Fall time	_	5	_	-	ns
Shift regi	ster						
t _{XLXL}	30	Serial port clock cycle time	6 t _{CLCL}	_	375	-	ns
t _{QVXH}	30	Output data setup to clock rising edge	5 t _{CLCL} –25	_	287.5	-	ns
t _{XHQX}	30	Output data hold after clock rising edge	t _{CLCL} -15	_	47.5	-	ns
t _{XHDX}	30	Input data hold after clock rising edge	0	_	0	-	ns
t _{XHDV}	30	Clock rising edge to input data valid	_	5 t _{CLCL} -133	_	179.5	ns

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified.
- 2. Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
- 3. Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- 4. Parts are guaranteed by design to operate down to 0 Hz.
- 5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 T_{amb} = 0 °C to +70 °C or -40 °C to +85 °C ; V_{CC} =2.7 V to 5.5 V, V_{SS} = 0 V^{1,2,3,4,5}

Symbol	Figure	Parameter	Limits		16 MHz (Unit	
			MIN	MAX	MIN	MAX	7
1/t _{CLCL}	31	Oscillator frequency	0	16	-	_	MHz
t _{LHLL}	27	ALE pulse width	t _{CLCL} -10	_	52.5	_	ns
t _{AVLL}	27	Address valid to ALE low	0.5 t _{CLCL} -15	_	16.25	_	ns
t _{LLAX}	27	Address hold after ALE low	0.5 t _{CLCL} -25	T-	6.25	-	ns
t _{LLIV}	27	ALE low to valid instruction in	_	2 t _{CLCL} -55	_	70	ns
t _{LLPL}	27	ALE low to PSEN low	0.5 t _{CLCL} -15	T-	16.25	-	ns
t _{PLPH}	27	PSEN pulse width	1.5 t _{CLCL} -15	_	78.75	_	ns
t _{PLIV}	27	PSEN low to valid instruction in	_	1.5 t _{CLCL} -55	-	38.75	ns
t _{PXIX}	27	Input instruction hold after PSEN	0	_	0	_	ns
t _{PXIZ}	27	Input instruction float after PSEN	_	0.5 t _{CLCL} -10	_	21.25	ns
t _{AVIV}	27	Address to valid instruction in	_	2.5 t _{CLCL} -50	_	101.25	ns
t _{PLAZ}	27	PSEN low to address float	_	10	_	10	ns
Data Men	nory						
t _{RLRH}	28	RD pulse width	3 t _{CLCL} -25	_	162.5	_	ns
t _{WLWH}	29	WR pulse width	3 t _{CLCL} -25	_	162.5	_	ns
t _{RLDV}	28	RD low to valid data in	_	2.5 t _{CLCL} -50	_	106.25	ns
t _{RHDX}	28	Data hold after RD	0	_	0	_	ns
t _{RHDZ}	28	Data float after RD	_	t _{CLCL} -20	_	42.5	ns
t _{LLDV}	28	ALE low to valid data in	_	4 t _{CLCL} -55	_	195	ns
t _{AVDV}	28	Address to valid data in	_	4.5 t _{CLCL} -50	_	231.25	ns
t _{LLWL}	28, 29	ALE low to RD or WR low	1.5 t _{CLCL} -20	1.5 t _{CLCL} +20	73.75	113.75	ns
t _{AVWL}	28, 29	Address valid to WR low or RD low	2 t _{CLCL} -20	_	105	_	ns
t _{QVWX}	29	Data valid to WR transition	0.5 t _{CLCL} -30	-	1.25	-	ns
t _{WHQX}	29	Data hold after WR	0.5 t _{CLCL} -20	_	11.25	_	ns
t _{QVWH}	29	Data valid to WR high	3.5 t _{CLCL} -10	1-	208.75	_	ns
t _{RLAZ}	28	RD low to address float	_	0	_	0	ns
twhlh	28, 29	RD or WR high to ALE high	0.5 t _{CLCL} -15	0.5 t _{CLCL} +15	16.25	46.25	ns
External	Clock			0.00			
t _{CHCX}	31	High time	0.4 t _{CLCL}	t _{CLCL} - t _{CLCX}	-	_	ns
t _{CLCX}	31	Low time	0.4 t _{CLCL}	t _{CLCL} - t _{CHCX}	_	_	ns
t _{CLCH}	31	Rise time	-	5	-	_	ns
t _{CHCL}	31	Fall time	_	5	_	_	ns
Shift regi	ster		•	•			
t _{XLXL}	30	Serial port clock cycle time	6 t _{CLCL}	_	375	_	ns
t _{QVXH}	30	Output data setup to clock rising edge	5 t _{CLCL} -25	_	287.5	-	ns
t _{XHQX}	30	Output data hold after clock rising edge	t _{CLCL} -15	-	47.5	_	ns
t _{XHDX}	30	Input data hold after clock rising edge	0	-	0	-	ns
t _{XHDV}	30	Clock rising edge to input data valid	_	5 t _{CLCL} -133	_	179.5	ns

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified.
- 2. Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
- 3. Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- 4. Parts are guaranteed by design to operate down to 0 Hz.
- 5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

 t_{LLPL} =Time for ALE low to \overline{PSEN} low.




Figure 27. External Program Memory Read Cycle




Figure 28. External Data Memory Read Cycle




Figure 29. External Data Memory Write Cycle




Figure 30. Shift Register Mode Timing




Figure 31. External Clock Drive

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) P80C3xX2; P80C5xX2; P87C5xX2

```
##
       as31 version V2.10
                                  / *js* /
##
##
##
       source file: idd_ljmp1.asm
         list file: idd_ljmp1.lst
                                 created Fri Apr 20 15:51:40 2001
##
#0000
                   # AUXR equ 08Eh
#0000
                   # CKCON equ 08Fh
                   #
#0000
                   # org 0
                   # LJMP_LABEL:
                                    AUXR,#001h ; turn off ALE LJMP_LABEL ; jump to end of address space
0000 /75;/8E;/01;
                     MOV
                   #
0003 /02;/FF;/FD;
                   #
                             LJMP
0005 /00;
                            NOP
#FFFD
                   # org Offfdh
                   # LJMP_LABEL:
FFFD /02;/FD;FF;
                   #
                             LJMP LJMP_LABEL
                   # ;
                             NOP
                   #
                   #
                                                                             SU01499
```

Figure 35. Source code used in measuring $I_{\mbox{\scriptsize DD}}$ operational

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

EPROM CHARACTERISTICS

The OTP devices described in this data sheet can be programmed by using a modified Improved Quick-Pulse Programming $^{\rm TM}$ algorithm. It differs from older methods in the value used for $V_{\mbox{\footnotesize{PP}}}$ (programming supply voltage) and in the width and number of the ALE/ $\mbox{\footnotesize{PROG}}$ pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 40 and 41. Figure 42 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 40. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 40. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 41.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The $\ensuremath{\text{V}_{\text{PP}}}$ source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 42. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature bytes

The signature bytes are read by the same procedure as a normal verification of locations 030h and 031h, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030h) = 15h; indicates manufacturer (Philips)

(031h) = 92h/97h/BBh/BDh; indicates P87C51X2/52X2/54X2/ 58X2.

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, \overline{EA} is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

[™]Trademark phrase of Intel Corporation.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

80C54X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C54X2, the following must be specified:

- 1. 16 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 403FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:


Security Bit #1:	☐ Enabled	☐ Disabled
Security Bit #2:	☐ Enabled	☐ Disabled
Encryption:	□ No	☐ Yes If Yes, must send key file.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

TSSOP38: plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm

SOT510-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	Ьp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	v	w	у	Z ⁽¹⁾	q
mm	1.10	0.15 0.05	0.95 0.85	0.25	0.27 0.17	0.20 0.09	9.80 9.60	4.50 4.30	0.50	6.40	1.00	0.70 0.50	0.20	0.08	0.08	0.49 0.21	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE REFERENCES						EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ			PROJECTION	ISSUE DATE	
SOT510-1							98-09-16	

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

REVISION HISTORY

Rev	Date	Description
_6	20030124	Product data (9397 750 10995); ECN 853-2337 29260 of 06 December 2002
		Modifications:
		Added TSSOP38 package details
_5	20020912	Product data (9397 750 10361); ECN 853-2337 28906 of 12 September 2002
_4	20020612	Product data (9397 750 09969); ECN 853-2337 28427 of 12 June 2002
_3	20020422	Product data (9397 750 09779); ECN 853-2337 28059 of 22 April 2002
_2	20020219	Preliminary data (9397 750 09467)
_1	20010924	Preliminary data (9397 750 08895); initial release