

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detans	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c51x2ba-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product data

P80C3xX2; P80C5xX2; P87C5xX2

DESCRIPTION

The Philips microcontrollers described in this data sheet are high-performance static 80C51 designs incorporating Philips' high-density CMOS technology with operation from 2.7 V to 5.5 V. They support both 6-clock and 12-clock operation.

The P8xC31X2/51X2 and P8xC32X2/52X2/54X2/58X2 contain 128 byte RAM and 256 byte RAM respectively, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the devices are low power static designs which offer a wide range of operating frequencies down to zero. Two software

selectable modes of power reduction — idle mode and power-down mode — are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data. Then the execution can be resumed from the point the clock was stopped.

SELECTION TABLE

For applications requiring more ROM and RAM, as well as more on-chip peripherals, see the P89C66x and P89C51Rx2 data sheets.

Туре		Mem	ory			Tim	ers		Se	rial In	terfac	es									
	RAM	ROM	ОТР	Flash	# of Timers	MWM	PCA	MD	UART	12C	CAN	SPI	ADC bits/ch.	I/O Pins	Interrupts (External)	Program Security	Default Clock Rate	Optional Clock Rate	Max. Freq. at 6-clk / 12-clk (MHz)	Freq. Range at 3V (MHz)	Freq. Range at 5V (MHz)
P87C58X2	256B	-	32K	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12–clk	6-clk	30/33	0–16	0–30/33
P80C58X2	256B	32K	-	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12–clk	6-clk	30/33	0–16	0–30/33
P87C54X2	256B	-	16K	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12–clk	6-clk	30/33	0–16	0–30/33
P80C54X2	256B	16K	-	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12–clk	6-clk	30/33	0–16	0–30/33
P87C52X2	256B	-	8K	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12–clk	6-clk	30/33	0–16	0–30/33
P80C52X2	256B	8K	-	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12–clk	6-clk	30/33	0–16	0–30/33
P87C51X2	128B	-	4K	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12-clk	6-clk	30/33	0–16	0–30/33
P80C51X2	128B	4K	-	-	3	-	-	-	~	-	-	-	-	32	6 (2)	~	12-clk	6-clk	30/33	0–16	0–30/33
P80C32X2	256B	-	-	-	3	-	-	-	~	-	-	-	-	32	6 (2)	-	12–clk	6-clk	30/33	0–16	0–30/33
P80C31X2	128B	-	-	-	3	-	-	-	1	-	-	-	-	32	6 (2)	-	12–clk	6-clk	30/33	0–16	0–30/33

NOTE:

1. I²C = Inter-Integrated Circuit Bus; CAN = Controller Area Network; SPI = Serial Peripheral Interface; PCA = Programmable Counter Array; ADC = Analog-to-Digital Converter; PWM = Pulse Width Modulation

TMOD Addr	ess = 8	9H								Re	set Value = 00H	
Not I	Bit Addr	essable	;									
			7	6	5	4	3	2	1	0		
			GATE	C/T	M1	MO	GATE	C/T	M1	MO		
										/]	
				ТІМІ	∽ ER 1			тімі	ER 0			
BIT TMOD.3, TMOD.7 TMOD.2/ TMOD.6	GAT	_	"TRn" contro Timer or Co	INCTION ating control when set. Timer/Counter "n" is enabled only while "INTn" pin is high and Rn" control pin is set. when cleared Timer "n" is enabled whenever "TRn" control bit is set. mer or Counter Selector cleared for Timer operation (input from internal system clock.) et for Counter operation (input from "Tn" input pin).								
	M1	MO	OPERATING	3								
	0	0	8048 Timer:	"TLn" s	erves a	s 5-bit p	rescaler.					
	0	1	16-bit Timer	Counte	er: "THn'	and "Tl	n" are ca	scaded;	there is n	o prescale	ır.	
	1	0	8-bit auto-re into "TLn" ea				In" holds	a value v	which is to	be reload	ded	
	1	1		Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.								
	1	1	(Timer 1) Tir	ner/Cou	unter 1 s	topped.						
											SU01580	

Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register




Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter

P87C5xX2

P80C3xX2; P80C5xX2;

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

Table 4. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)

	ddress = t Address							Г	Reset Value	= 00⊓			
		7	6	5	4	3	2	1	0				
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2				
Symbol	Positi	ion Na	me and Sig	nificance									
TF2	T2CO		ner 2 overflo en either R0			overflow and	l must be c	leared by so	oftware. TF2	will not be set			
EXF2	T2CO	EX											
RCLK	T2CO		Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.										
TCLK	T2CO					the serial po imer 1 overfle				or its transmit cloo ck.			
EXEN2	T2CO	tra		2EX if Timer						of a negative ses Timer 2 to			
TR2	T2CO	N.2 Sta	art/stop cont	ol for Time	2. A logic 1	starts the tir	mer.						
C/T2	T2CO	N.1 Tin	Start/stop control for Timer 2. A logic 1 starts the timer. Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12 in 12-clock mode or OSC/6 in 6-clock mode) 1 = External event counter (falling edge triggered).										
CP/RE2	T2CO	cle EX	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.										

Figure 6. Timer/Counter 2 (T2CON) Control Register




Figure 9. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 10. Timer 2 Auto Reload Mode (DCEN = 1)

P80C3xX2; P80C5xX2; P87C5xX2

Table 5. Timer 2 Generated Commonly Used Baud Rates

Baud	Rate		Tim	er 2
12-clk mode	6-clk mode	Osc Freq	RCAP2H	RCAP2L
375 K	750 K	12 MHz	FF	FF
9.6 K	19.2 K	12 MHz	FF	D9
4.8 K	9.6 K	12 MHz	FF	B2
2.4 K	4.8 K	12 MHz	FF	64
1.2 K	2.4 K	12 MHz	FE	C8
300	600	12 MHz	FB	1E
110	220	12 MHz	F2	AF
300	600	6 MHz	FD	8F
110	220	6 MHz	F9	57

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate = $\frac{\text{Timer 2 Overflow Rate}}{16}$

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate =
$$\frac{f_{OSC}}{[n \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where:

n = 16 in 6-clock mode, 32 in 12-clock mode.

f_{OSC}= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H, RCAP2L} = 65536 - \left(\frac{f_{\text{OSC}}}{n \times \text{Baud Rate}}\right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

Table 6. Timer 2 as a Timer

	T20	ON
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit Auto-Reload	00H	08H
16-bit Capture	01H	09H
Baud rate generator receive and transmit same baud rate	34H	36H
Receive only	24H	26H
Transmit only	14H	16H

Table 7. Timer 2 as a Counter

	TMOD					
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit	02H	0AH				
Auto-Reload	03H	0BH				

NOTES:

- 1. Capture/reload occurs only on timer/counter overflow.
- Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

S	CON	Addres	ss = 98H									Reset Value = 00H
		Bit Addressable			6	5	4	3	2	1	0	_
				SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI	
Where	e SM0,	SM1 spe	cify the serial po	ort mode	e, as foll	ows:						
SM0	SM1	Mode	Description	E	Baud Ra	ate						
0	0	0	shift register		f _{OSC} /12	2 (12-clo	ock moc	le) or f _O	_{SC} /6 (6-	clock m	node)	
0	1	1	8-bit UART		variable	Э						
1	0	0 2 9-bit UART f _{OSC} /64 or f _{OSC} /32 (12-clock mode) or f _{OSC} /32 or f _{OSC} /16 (6-clock mode)										
1	1	3 9-bit UART variable										
SM2	Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In Mode 1, if SM2=1 then RI will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be 0.											
REN	Ena	ables seri	al reception. Se	t by soft	ware to	enable	receptio	on. Clea	r by soft	tware to	disable	e reception.
TB8	The	e 9th data	bit that will be t	ransmitt	ed in M	odes 2	and 3. S	Set or cl	ear by s	oftware	as desi	ired.
RB8		In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, it SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.										
ті	Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.											
RI		Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.										

SU01626

	Baud Rate		4	CHOD	Timer 1				
Mode	12-clock mode	6-clock mode	fosc	SMOD	С/Т	Mode	Reload Value		
Mode 0 Max	1.67 MHz	3.34 MHz	20 MHz	Х	Х	Х	Х		
Mode 2 Max	625 k	1250 k	20 MHz	1	X	Х	Х		
Mode 1, 3 Max	104.2 k	208.4 k	20 MHz	1	0	2	FFH		
Mode 1, 3	19.2 k	38.4 k	11.059 MHz	1	0	2	FDH		
	9.6 k	19.2 k	11.059 MHz	0	0	2	FDH		
	4.8 k	9.6 k	11.059 MHz	0	0	2	FAH		
	2.4 k	4.8 k	11.059 MHz	0	0	2	F4H		
	1.2 k	2.4 k	11.059 MHz	0	0	2	E8H		
	137.5	275	11.986 MHz	0	0	2	1DH		
	110	220	6 MHz	0	0	2	72H		
	110	220	12 MHz	0	0	1	FEEBH		

Figure 12. Serial Port Control (SCON) Register

Figure 13. Timer 1 Generated Commonly Used Baud Rates

More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency (12-clock mode) or 1/6 the oscillator frequency (6-clock mode).

Figure 14 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At

S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 1111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are




Figure 14. Serial Port Mode 0




Figure 17. Serial Port Mode 3

P80C3xX2; P80C5xX2; P87C5xX2

Enhanced UART operation

In addition to the standard operation modes, the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 18). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 19.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 20.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 000	0
	SADEN	=	<u>1111 110</u>	1
	Given	=	1100 00>	(0)

Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

P80C3xX2; P80C5xX2; P87C5xX2

		7	6	5	4	3	2	1	0	
		SM0/FE	SM1	SM2	REN	TB8	RB8	ТІ	RI]
	(S	MOD0 =	0/1)*	-						-
Symbol	Positi	on	Function	ı						
FE	SCON	.7	cleared b		ames but sho					ected. The FE bit is not ust be set to enable
SM0	SCON	.7	Serial Po	rt Mode E	Bit 0, (SMOD	0 must = 0 to	access bit	SM0)		
SM1	SCON	.6	Serial Po	rt Mode E	Bit 1					
			SM0	SM1	Mode	Description	Bau	d Rate**		
			0	0	0	shift register	fosc	/12 (12-clk r	mode) or f _O	_{SC} /6 (6-clk mode)
			0	1	1	8-bit UART	varia			
			1	0	2	9-bit UART	fosc	/32 (12-cloc		16 (6-clock mode) or
			1	1	3	9-bit UART	varia	ble		
SM2	SCON	.5	unless th Broadcas	e receive st Address	d 9th data bit s. In Mode 1,	(RB8) is 1, ir if SM2 = 1 th	ndicating a en RI will r	n address, a lot be activa	and the rece ated unless	1 then RI will not be set eived byte is a Given or a valid stop bit was SM2 should be 0.
REN	SCON	.4	Enables	serial rece	eption. Set by	/ software to	enable rec	eption. Clea	ar by softwa	re to disable reception.
TB8	SCON	.3	The 9th o	data bit the	at will be trar	smitted in Mo	des 2 and	3. Set or cl	ear by softw	vare as desired.
RB8	SCON	.2	was rece	ived.	the 9th data not used.	bit that was re	eceived. In	Mode 1, if	SM2 = 0, R	B8 is the stop bit that
TI	SCON	.1				ardware at th in any serial				0, or at the beginning of software.
RI	SCON	.0		me in the), or halfway through the st be cleared by
					other modes	s, in any seria	l reception	(except see	e SM2). Mu	st be cleared by

Figure 18. SCON: Serial Port Control Register

P80C3xX2; P80C5xX2; P87C5xX2

Interrupt Priority Structure




Figure 21. Interrupt Sources

Interrupts

The devices described in this data sheet provide six interrupt sources. These are shown in Figure 21. The External Interrupts INTO and INT1 can each be either level-activated or transition-activated, depending on bits ITO and IT1 in Register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except see Timer 0 in Mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (Figure 22). IE also contains a global disable bit, \overline{EA} , which disables all interrupts at once.

Priority Level Structure

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing bits in Special Function Registers IP (Figure 23) and IPH (Figure 24). A lower-priority interrupt can itself be interrupted by a higher-priority interrupt, but not by another interrupt of the same level. A high-priority level 3 interrupt can't be interrupted by any other interrupt source.

If two request of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as follows:

Source

Priority Within Level (highest)

1. IE0 (External Int 0)

- 2. TF0 (Timer 0)
- 3. IE1 (External Int 1)
- 4. TF1 (Timer 1)
- 5. RI+TI (UART)
 6. TF2, EXF2 (Timer 2)

(lowest)

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

The IP and IPH registers contain a number of unimplemented bits. User software should not write 1s to these positions, since they may be used in other 80C51 Family products.

How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority level is already in progress.
- 2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any write to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

P80C3xX2; P80C5xX2; P87C5xX2

Product data

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ or -40 $\degree C$ to +85 $\degree C$; $V_{CC} = 2.7 V$ to 5.5 V; $V_{SS} = 0 \lor (16 \text{ MHz max. CPU clock})$

SYMBOL F	PARAMETER	TEST CONDITIONS	LIMITS	UNIT		
			MIN	TYP ¹	MAX	1
V _{IL}	Input low voltage ¹¹	4.0 V < V _{CC} < 5.5 V	-0.5		0.2 V _{CC} -0.1	V
		2.7 V < V _{CC} < 4.0 V	-0.5		0.7 V _{CC}	V
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)	-	0.2 V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST ¹¹	-	0.7 V _{CC}		V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1, 2, 8	V _{CC} = 2.7 V; I _{OL} = 1.6 mA ²	-		0.4	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN ^{8, 7}	$V_{CC} = 2.7 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3 3	V _{CC} = 2.7 V; I _{OH} = –20 μA	V _{CC} – 0.7		-	V
		V _{CC} = 4.5 V; I _{OH} = -30 μA	V _{CC} – 0.7		-	V
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	$V_{CC} = 2.7 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V _{CC} – 0.7		-	V
IL	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1		-50	μA
Ι _{ΤL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V; See note 4	-		-650	μA
lli	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
I _{CC}	Power supply current (see Figure 34 and Source Code):					
	Active mode @ 16 MHz					μA
	Idle mode @ 16 MHz					μA
	Power-down mode or clock stopped (see Figure 30 for conditions) ¹²	$T_{amb} = 0 \ ^{\circ}C \text{ to } 70 \ ^{\circ}C$		2	30	μA
		$T_{amb} = -40 \degree C$ to +85 $\degree C$		3	50	μA
V _{RAM}	RAM keep-alive voltage	-	1.2			V
R _{RST}	Internal reset pull-down resistor	-	40		225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)	_	-		15	pF

NOTES:

1. Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when $V_{\mbox{IN}}$ is approximately 2 V.

See Figures 36 through 39 for I_{CC} test conditions and Figure 34 for I_{CC} vs. Frequency 5.

12-clock mode characteristics:

- I_{CC} = 1.0 mA + 0.9 mA × FREQ.[MHz] Active mode (operating):
- Active mode (reset): I_{CC} = 7.0 mA + 0.5 mA x FREQ.[MHz]
- Idle mode: $I_{CC} = 1.0 \text{ mA} + 0.18 \text{ mA} \times \text{FREQ}[\text{MHz}]$ 6. This value applies to $T_{\text{amb}} = 0 \text{ °C}$ to +70 °C. For $T_{\text{amb}} = -40 \text{ °C}$ to +85 °C, $I_{\text{TL}} = -750 \mu\text{A}$. 7. Load capacitance for port 0, ALE, and $\overrightarrow{\text{PSEN}} = 100 \text{ pF}$, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15 mA (*NOTE: This is 85 °C specification.)
- Maximum I_{OL} per port pin:
 - Maximum IOL per 8-bit port: 26 mA
 - Maximum total IOI for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.
- 12. Power down mode for 3 V range: Commercial Temperature Range typ: 0.5 μA, max. 20 μA; Industrial Temperature Range typ. 1.0 μA, max. 30 µA;

P80C3xX2; P80C5xX2; P87C5xX2

AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ or -40 $\degree C$ to +85 $\degree C$; V_{CC} =2.7 V to 5.5 V, $V_{SS} = 0 V^{1,2,3,4,5}$

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit	
			MIN	MAX	MIN MAX			
1/t _{CLCL}	31	Oscillator frequency	0	16	-	-	MHz	
LHLL	27	ALE pulse width	t _{CLCL} -10	-	52.5	-	ns	
AVLL	27	Address valid to ALE low	0.5 t _{CLCL} –15	_	16.25	-	ns	
LLAX	27	Address hold after ALE low	0.5 t _{CLCL} –25	-	6.25	-	ns	
t _{LLIV}	27	ALE low to valid instruction in	-	2 t _{CLCL} –55	-	70	ns	
LLPL	27	ALE low to PSEN low	0.5 t _{CLCL} –15	-	16.25	-	ns	
PLPH	27	PSEN pulse width	1.5 t _{CLCL} –15	-	78.75	-	ns	
PLIV	27	PSEN low to valid instruction in	-	1.5 t _{CLCL} –55	-	38.75	ns	
PXIX	27	Input instruction hold after PSEN	0	-	0	-	ns	
PXIZ	27	Input instruction float after PSEN	-	0.5 t _{CLCL} –10	-	21.25	ns	
AVIV	27	Address to valid instruction in	-	2.5 t _{CLCL} -50	-	101.25	ns	
PLAZ	27	PSEN low to address float	_	10	_	10	ns	
Data Mem	nory						_	
RLRH	28	RD pulse width	3 t _{CLCL} –25	-	162.5	-	ns	
WLWH	29	WR pulse width	3 t _{CLCL} –25	-	162.5	-	ns	
RLDV	28	RD low to valid data in	-	2.5 t _{CLCL} –50	-	106.25	ns	
RHDX	28	Data hold after RD	0	-	0	-	ns	
RHDZ	28	Data float after RD	-	t _{CLCL} –20	-	42.5	ns	
LLDV	28	ALE low to valid data in	-	4 t _{CLCL} –55	-	195	ns	
AVDV	28	Address to valid data in	-	4.5 t _{CLCL} –50	-	231.25	ns	
LLWL	28, 29	ALE low to RD or WR low	1.5 t _{CLCL} –20	1.5 t _{CLCL} +20	73.75	113.75	ns	
AVWL	28, 29	Address valid to WR low or RD low	2 t _{CLCL} –20	-	105	-	ns	
QVWX	29	Data valid to WR transition	0.5 t _{CLCL} -30	-	1.25	-	ns	
WHQX	29	Data hold after WR	0.5 t _{CLCL} -20	-	11.25	-	ns	
QVWH	29	Data valid to WR high	3.5 t _{CLCL} –10	-	208.75	-	ns	
RLAZ	28	RD low to address float	-	0	-	0	ns	
twhlh	28, 29	RD or WR high to ALE high	0.5 t _{CLCL} –15	0.5 t _{CLCL} +15	16.25	46.25	ns	
External (Clock		0101	0101			_	
снсх	31	High time	0.4 t _{CLCL}	t _{CLCL} - t _{CLCX}	-	-	ns	
CLCX	31	Low time	0.4 t _{CLCL}	t _{CLCL} – t _{CHCX}	-	-	ns	
CLCH	31	Rise time	-	5	-	-	ns	
CHCL	31	Fall time	-	5	-	-	ns	
Shift regi	ster	1	I	1	1		1	
XLXL	30	Serial port clock cycle time	6 t _{CLCL}	-	375	-	ns	
QVXH	30	Output data setup to clock rising edge	5 t _{CLCL} –25	-	287.5	-	ns	
XHQX	30	Output data hold after clock rising edge	t _{CLCL} –15	-	47.5	-	ns	
XHDX	30	Input data hold after clock rising edge	0	-	0	-	ns	
	30	Clock rising edge to input data valid	_	5 t _{CLCL} –133	-	179.5	ns	

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

V_{CC}

lcc


80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)


P80C3xX2; P80C5xX2; P87C5xX2


Vcc

P0

ĒΑ









RST

XTAL2

All other pins are disconnected








Figure 39. $I_{\mbox{\scriptsize CC}}$ Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2 V to 5.5 V

P80C3xX2; P80C5xX2; P87C5xX2

EPROM CHARACTERISTICS

The OTP devices described in this data sheet can be programmed by using a modified Improved Quick-Pulse ProgrammingTM algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 40 and 41. Figure 42 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 40. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 40. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 41.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 42. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature bytes

The signature bytes are read by the same procedure as a normal verification of locations 030h and 031h, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

- (030h) = 15h; indicates manufacturer (Philips)
- (031h) = 92h/97h/BBh/BDh; indicates P87C51X2/52X2/54X2/ 58X2.

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, \overline{EA} is latched on Reset and all further programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

[™]Trademark phrase of Intel Corporation.

Product data

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 203FH	KEY	7:0	ROM Encryption Key
2040H	SEC	0	ROM Security Bit 1
2040H	SEC	1	ROM Security Bit 2

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. $\overline{\text{EA}}$ is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	Disabled	
Security Bit #2:	Enabled	Disabled	

80C54X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C54X2, the following must be specified:

- 1. 16 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 403FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. \overline{EA} is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	

80C58X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C58X2, the following must be specified:

- 1. 32 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 803FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. \overline{EA} is latched on Reset.


Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	□ Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	




OUTLINE		REFEF	RENCES	EUROPEAN ISSUE DAT	
VERSION	IEC	JEDEC	JEITA	PROJECTION	1550E DATE
SOT187-2	112E10	MS-018	EDR-7319		-99-12-27- 01-11-14

SOT510-1

P80C3xX2; P80C5xX2; P87C5xX2

TSSOP38: plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm



OUTLINE		REFERENCES EUROPEAN			REFERENCES			EUROPEAN		
VERSION	IEC	JEDEC	EIAJ			PROJECTION	ISSUE DATE			
SOT510-1							98-09-16			