

Welcome to **E-XFL.COM** 


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c52x2ba-512


# **BLOCK DIAGRAM 1**




80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2


#### PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



# PLASTIC THIN SHRINK SMALL OUTLINE PACK PIN FUNCTIONS



# LOW PROFILE QUAD FLAT PACK PIN FUNCTIONS



80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

# **PIN DESCRIPTIONS**

		PIN N	UMBER			
MNEMONIC	DIP	PLCC	LQFP	TSSOP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	9	I	Ground: 0 V reference.
V <sub>CC</sub>	40	44	38	29	ı	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	28–21	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	30–37	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include:
	1	2	40	30	I/O	T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)
	2	3	41	31	1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control
P2.0-P2.7	21–28	24–31	18–25	10–17	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1–6	I/O	<b>Port 3</b> : Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	ı	RxD (P3.0): Serial input port
	11	13	7	2	0	TxD (P3.1): Serial output port
	12	14	8		ı	ĪNTŌ (P3.2): External interrupt <sup>1</sup>
	13	15	9	3	ı	INT1 (P3.3): External interrupt
	14	16	10	4	ı	T0 (P3.4): Timer 0 external input
	15	17	11		ı	T1 (P3.5): Timer 1 external input <sup>1</sup>
	16	18	12	5	0	WR (P3.6): External data memory write strobe
	17	19	13	6	0	RD (P3.7): External data memory read strobe
RST	9	10	4	38	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE/PROG	30	33	27	19	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (12-clock Mode) or 1/3 (6-clock Mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

#### **OSCILLATOR CHARACTERISTICS**

# Using the oscillator

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. However, minimum and maximum high and low times specified in the data sheet must be observed.

# **Clock Control Register (CKCON)**

This device provides control of the 6-clock/12-clock mode by both an SFR bit (bit X2 in register CKCON and an OTP bit (bit OX2). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

The OTP clock control bit (OX2) activates the 6-clock mode when programmed using a parallel programmer, superceding the X2 bit (CKCON.0). Please also see Table 2 below.

Table 2.

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode	
erased	0	12-clock mode (default)	
erased	1	6-clock mode	
programmed	Х	6-clock mode	

# **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to be output on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{\text{n} \times (65536-\text{RCAP2H}, \text{RCAP2L})}$ 

#### Where:

n = 2 in 6-clock mode, 4 in 12-clock mode.

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock

generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

#### **RESET**

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods in 12-clock and 12 oscillator periods in 6-clock mode), while the oscillator is running. To insure a reliable power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. After the reset, the part runs in 12-clock mode, unless it has been set to 6-clock operation using a parallel programmer.

# **LOW POWER MODES**

### **Stop Clock Mode**

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

# **Power-Down Mode**

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0: Disable WUPD = 1: Enable

To properly terminate Power Down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

To terminate Power Down with an external interrupt, INTO or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register




Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 3. Timer/Counter 0/1 Control (TCON) Register




Figure 4. Timer/Counter 0/1 Mode 2: 8-Bit Auto-Reload

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 5. Timer/Counter 0 Mode 3: Two 8-Bit Counters

#### **TIMER 2 OPERATION**

### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2 in the special function register T2CON (see Figure 6). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 4.

#### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2 in T2CON) which, upon overflowing, sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 operates as described above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 (like TF2) can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 7 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 (12-clock Mode) or osc/6 (6-clock Mode) pulses).

# **Auto-Reload Mode (Up or Down Counter)**

In the 16-bit auto-reload mode, Timer 2 can be configured as either a timer or counter (C/T2 in T2CON), then programmed to count up or down. The counting direction is determined by bit DCEN (Down

Counter Enable) which is located in the T2MOD register (see Figure 8). After reset, DCEN=0 which means Timer 2 will default to counting up. If DCEN is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 9 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 10 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX, Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

A logic 0 applied to pin T2EX causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. A Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

**Table 4. Timer 2 Operating Modes** 

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)

2CON Address = C8H Reset Value = 00H Bit Addressable										
		7	6	5	4	3	2	1	0	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Positi	on Na	me and Sig	nificance						
TF2	T2CO		ner 2 overflo			overflow and	d must be c	leared by so	oftware. TF2	will not be set
EXF2	T2CO	EX inte	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	T2CO		ceive clock f modes 1 and							r its receive clock
TCLK	T2CO		ansmit clock modes 1 and							or its transmit clocl ck.
EXEN2	T2CO	tra	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	T2CO	N.2 Sta	art/stop contr	ol for Timer	2. A logic 1	starts the tir	mer.			
C/T2	T2CO	N.1 Tin	Timer or counter select. (Timer 2)  0 = Internal timer (OSC/12 in 12-clock mode or OSC/6 in 6-clock mode)  1 = External event counter (falling edge triggered).							
CP/RL2	T2CO	cle EX	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.  SU01621							

Figure 6. Timer/Counter 2 (T2CON) Control Register




Figure 9. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 10. Timer 2 Auto Reload Mode (DCEN = 1)

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 15. Serial Port Mode 1

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) P80C3xX2; P80C5xX2; P87C5xX2




Figure 22. Interrupt Enable (IE) Register

IP		ess = 0B8H ddressable								Re	eset Value = xx000000B
	Dit A	adicosabic	7	6	5	4	3	2	1	0	
			_	_	PT2	PS	PT1	PX1	PT0	PX0	
	Priority Bit = 1 assigns higher priority Priority Bit = 0 assigns lower priority  BIT SYMBOL FUNCTION  IP.7 — Not implemented, reserved for future use. IP.6 — Not implemented, reserved for future use. IP.5 PT2 Timer 2 interrupt priority bit.										
	IP.4 IP.3	PS PT1		Port inter		•					
	IP.2	PX1	Extern	Timer 1 interrupt priority bit.  External interrupt 1 priority bit.							
	IP.1 IP.0	PT0 PX0		0 interrup						SU01523	

Figure 23. Interrupt Priority (IP) Register




Figure 24. Interrupt Priority HIGH (IPH) Register

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level

interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 8. Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
External interrupt 0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
Timer 0	2	TF0	Υ	0BH
External interrupt 1	3	IE1	N (L) Y (T)	13H
Timer 1	4	TF1	Υ	1BH
UART	5	RI, TI	N	23H
Timer 2	6	TF2, EXF2	N	2BH

#### NOTES:

- 1. L = Level activated
- 2. T = Transition activated


#### Reduced EMI

All port pins have slew rate controlled outputs. This is to limit noise generated by quickly switching output signals. The slew rate is factory set to approximately 10 ns rise and fall times.

# **Reduced EMI Mode**

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

# AUXR (8EH)



# **Dual DPTR**

The dual DPTR structure (see Figure 26) enables a way to specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

New Register Name: AUXR1#

SFR Address: A2HReset Value: xxx000x0B

# AUXR1 (A2H)



Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC DPTR instruction without affecting the WUPD or LPEP bits.




Figure 26.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

#### DC ELECTRICAL CHARACTERISTICS

 $T_{amb}$  = 0 °C to +70 °C or -40 °C to +85 °C;  $V_{CC}$  = 2.7 V to 5.5 V;  $V_{SS}$  = 0 V (16 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS	UNIT			
			MIN	TYP1	MAX	7	
V <sub>IL</sub>	Input low voltage <sup>11</sup>	4.0 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V	
		2.7 V < V <sub>CC</sub> < 4.0 V	-0.5		0.7 V <sub>CC</sub>	V	
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)	-	0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V	
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>11</sup>	-	0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output low voltage, ports 1, 2, 8	$V_{CC} = 2.7 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	_		0.4	V	
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	$V_{CC} = 2.7 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V	
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 2.7 \text{ V; } I_{OH} = -20 \mu A$	V <sub>CC</sub> – 0.7		-	V	
		$V_{CC} = 4.5 \text{ V; } I_{OH} = -30 \mu\text{A}$	V <sub>CC</sub> - 0.7		-	V	
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 2.7 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V <sub>CC</sub> – 0.7		-	V	
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	<b>-1</b>		-50	μΑ	
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 36	V <sub>IN</sub> = 2.0 V; See note 4	-		-650	μΑ	
I <sub>LI</sub>	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	_		±10	μΑ	
I <sub>CC</sub>	Power supply current (see Figure 34 and Source Code):						
	Active mode @ 16 MHz					μΑ	
	Idle mode @ 16 MHz					μΑ	
	Power-down mode or clock stopped (see Figure 30 for conditions) 12	T <sub>amb</sub> = 0 °C to 70 °C		2	30	μΑ	
		$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$		3	50	μΑ	
$V_{RAM}$	RAM keep-alive voltage	-	1.2			V	
R <sub>RST</sub>	Internal reset pull-down resistor	-	40		225	kΩ	
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)	-	_		15	pF	

# NOTES:

- 1. Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOI s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC-0.7 specification when the address bits are stabilizing.
- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{\mbox{\scriptsize IN}}$  is approximately 2 V.
- See Figures 36 through 39 for I<sub>CC</sub> test conditions and Figure 34 for I<sub>CC</sub> vs. Frequency 12-clock mode characteristics:

 $I_{CC}$  = 1.0 mA + 0.9 mA × FREQ.[MHz] Active mode (operating): Active mode (reset):  $I_{CC} = 7.0 \text{ mA} + 0.5 \text{ mA} \times \text{FREQ.[MHz]}$ 

- Idle mode:  $I_{CC} = 1.0 \text{ mA} + 0.18 \text{ mA} \times \text{FREQ}.[\text{MHz}]$ 6. This value applies to  $I_{amb} = 0 \text{ °C}$  to +70 °C. For  $I_{amb} = -40 \text{ °C}$  to +85 °C,  $I_{TL} = -750 \text{ }\mu\text{A}$ .
  7. Load capacitance for port 0, ALE, and  $\overline{PSEN} = 100 \text{ pF}$ , load capacitance for all other outputs = 80 pF.
  - Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> per port pin: 15 mA (\*NOTE: This is 85 °C specification.) Maximum I<sub>OL</sub> per port pin:

Maximum IOL per 8-bit port: 26 mA Maximum total I<sub>OI</sub> for all outputs: 71 mA

If IoL exceeds the test condition, Vol may exceed the related specification. Pins are not guaranteed to sink current greater than the listed

- 9. ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INTO pins. Previous devices provided only an inherent 5 ns of glitch rejection.
- 12. Power down mode for 3 V range: Commercial Temperature Range typ: 0.5 μA, max. 20 μA; Industrial Temperature Range typ. 1.0 μA, max. 30 μA;

2003 Jan 24 38

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

# AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V ±10% OPERATION)

 $T_{amb} = 0 \, ^{\circ}C \text{ to } +70 \, ^{\circ}C \text{ or } -40 \, ^{\circ}C \text{ to } +85 \, ^{\circ}C \text{ ; } V_{CC} = 5 \, ^{\circ}V \pm 10\%, V_{SS} = 0 \, V^{1,2,3,4}$ 

Symbol	Figure	Parameter	Limits		16 MHz	Unit	
			MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>	31	Oscillator frequency	0	33	-	_	MHz
t <sub>LHLL</sub>	27	ALE pulse width	2 t <sub>CLCL</sub> -8	_	117	_	ns
t <sub>AVLL</sub>	27	Address valid to ALE low	t <sub>CLCL</sub> -13	_	49.5	_	ns
t <sub>LLAX</sub>	27	Address hold after ALE low	t <sub>CLCL</sub> -20	_	42.5	_	ns
t <sub>LLIV</sub>	27	ALE low to valid instruction in	_	4 t <sub>CLCL</sub> -35	-	215	ns
t <sub>LLPL</sub>	27	ALE low to PSEN low	t <sub>CLCL</sub> -10	_	52.5	_	ns
t <sub>PLPH</sub>	27	PSEN pulse width	3 t <sub>CLCL</sub> -10	_	177.5	_	ns
t <sub>PLIV</sub>	27	PSEN low to valid instruction in	_	3 t <sub>CLCL</sub> -35	-	152.5	ns
t <sub>PXIX</sub>	27	Input instruction hold after PSEN	0	-	0	_	ns
t <sub>PXIZ</sub>	27	Input instruction float after PSEN	_	t <sub>CLCL</sub> -10	1-	52.5	ns
t <sub>AVIV</sub>	27	Address to valid instruction in	_	5 t <sub>CLCL</sub> -35	-	277.5	ns
t <sub>PLAZ</sub>	27	PSEN low to address float	_	10	1-	10	ns
Data Men	nory						
t <sub>RLRH</sub>	28	RD pulse width	6 t <sub>CLCL</sub> –20	_	355	_	ns
t <sub>WLWH</sub>	29	WR pulse width	6 t <sub>CLCL</sub> -20	-	355	_	ns
t <sub>RLDV</sub>	28	RD low to valid data in	-	5 t <sub>CLCL</sub> -35	-	277.5	ns
t <sub>RHDX</sub>	28	Data hold after RD	0	-	0	_	ns
t <sub>RHDZ</sub>	28	Data float after RD	_	2 t <sub>CLCL</sub> -10	<b> </b>	115	ns
t <sub>LLDV</sub>	28	ALE low to valid data in	_	8 t <sub>CLCL</sub> -35	1_	465	ns
t <sub>AVDV</sub>	28	Address to valid data in	_	9 t <sub>CLCL</sub> -35	<u> </u>	527.5	ns
t <sub>LLWL</sub>	28, 29	ALE low to RD or WR low	3 t <sub>CLCL</sub> -15	3 t <sub>CLCL</sub> +15	172.5	202.5	ns
t <sub>AVWL</sub>	28, 29	Address valid to WR low or RD low	4 t <sub>CLCL</sub> -15	-	235	_	ns
t <sub>QVWX</sub>	29	Data valid to WR transition	t <sub>CLCL</sub> –25	_	37.5	_	ns
t <sub>WHQX</sub>	29	Data hold after WR	t <sub>CLCL</sub> –15	1-	47.5	_	ns
t <sub>QVWH</sub>	29	Data valid to WR high	7 t <sub>CLCL</sub> –5	1_	432.5	_	ns
t <sub>RLAZ</sub>	28	RD low to address float	-	0	-	0	ns
t <sub>WHLH</sub>	28, 29	RD or WR high to ALE high	t <sub>CLCL</sub> -10	t <sub>CLCL</sub> +10	52.5	72.5	ns
External (		3	0202	1 0101	1	l	
t <sub>CHCX</sub>	31	High time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>	_	_	ns
t <sub>CLCX</sub>	31	Low time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>	1_	_	ns
t <sub>CLCH</sub>	31	Rise time	-	5	-	_	ns
t <sub>CHCL</sub>	31	Fall time	_	5	1_	_	ns
Shift regi			I	1 -			11.5
t <sub>XLXL</sub>	30	Serial port clock cycle time	12 t <sub>CLCL</sub>	1_	750	_	ns
t <sub>QVXH</sub>	30	Output data setup to clock rising edge	10 t <sub>CLCL</sub> –25	1_	600	_	ns
t <sub>XHQX</sub>	30	Output data hold after clock rising edge	2 t <sub>CLCL</sub> -15	_	110	_	ns
t <sub>XHDX</sub>	30	Input data hold after clock rising edge	0	1_	0	_	ns
t <sub>XHDV</sub>	30	Clock rising edge to input data valid		10 t <sub>CLCL</sub> -133	-	492	ns

- Parameters are valid over operating temperature range unless otherwise specified.
   Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF
- 3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0

4. Parts are guaranteed by design to operate down to 0 Hz.

2003 Jan 24 40

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

# **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

**Examples:** t<sub>AVLL</sub> = Time for address valid to ALE low.

 $t_{LLPL}$  =Time for ALE low to  $\overline{PSEN}$  low.




Figure 27. External Program Memory Read Cycle





Figure 28. External Data Memory Read Cycle

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2



VLOAD VLOAD+0.1V TIMING REFERENCE POINTS VOH-0.1V NOTE: For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs, and begins to float when a 100mV change from the loaded VOH/VOL level occurs.  $I_{OH}/I_{OL} \ge \pm 20$ mA.

Figure 32. AC Testing Input/Output

Figure 33. Float Waveform




Figure 34. I<sub>CC</sub> vs. FREQ for 12-clock operation Valid only within frequency specifications of the specified operating voltage

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2




Figure 40. Programming Configuration




Figure 41. PROG Waveform




Figure 42. Program Verification

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

# 80C54X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C54X2, the following must be specified:

- 1. 16 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 403FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:


Security Bit #1:	☐ Enabled	☐ Disabled
Security Bit #2:	☐ Enabled	☐ Disabled
Encryption:	□ No	☐ Yes If Yes, must send key file.

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm

SOT389-1



# **DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Ьp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	НD	HE	L	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.6	0.15 0.05	1.45 1.35	0.25	0.45 0.30	0.20 0.12	10.1 9.9	10.1 9.9	0.8	12.15 11.85	12.15 11.85	1	0.75 0.45	0.2	0.2	0.1	1.14 0.85	1.14 0.85	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT389-1	136E08	MS-026			€	<del>-00-01-19-</del> 02-06-07

2003 Jan 24 59

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

# **REVISION HISTORY**

Rev	Date	Description
_6	20030124	Product data (9397 750 10995); ECN 853-2337 29260 of 06 December 2002
		Modifications:
		Added TSSOP38 package details
_5	20020912	Product data (9397 750 10361); ECN 853-2337 28906 of 12 September 2002
_4	20020612	Product data (9397 750 09969); ECN 853-2337 28427 of 12 June 2002
_3	20020422	Product data (9397 750 09779); ECN 853-2337 28059 of 22 April 2002
_2	20020219	Preliminary data (9397 750 09467)
_1	20010924	Preliminary data (9397 750 08895); initial release